mirror of
https://github.com/chinawrj/rtl8812au
synced 2024-11-14 18:05:52 +00:00
199 lines
7.2 KiB
C
199 lines
7.2 KiB
C
|
/******************************************************************************
|
||
|
|
*
|
||
|
|
* Copyright(c) 2007 - 2016 Realtek Corporation. All rights reserved.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify it
|
||
|
|
* under the terms of version 2 of the GNU General Public License as
|
||
|
|
* published by the Free Software Foundation.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
||
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
||
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
||
|
|
* more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License along with
|
||
|
|
* this program; if not, write to the Free Software Foundation, Inc.,
|
||
|
|
* 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
|
||
|
|
*
|
||
|
|
*******************************************************************************/
|
||
|
|
#ifndef __RTL8821C_SPEC_H__
|
||
|
|
#define __RTL8821C_SPEC_H__
|
||
|
|
|
||
|
|
#define EFUSE_MAP_SIZE HALMAC_EFUSE_SIZE_8821C
|
||
|
|
|
||
|
|
#define MACID_NUM_8821C 128
|
||
|
|
#define NSS_NUM_8821C 1
|
||
|
|
#define HW_PORT_NUM_8821C 5
|
||
|
|
|
||
|
|
/*
|
||
|
|
* MAC Register definition
|
||
|
|
*/
|
||
|
|
#define REG_AFE_XTAL_CTRL REG_AFE_CTRL1_8821C /* hal_com.c & phydm */
|
||
|
|
#define REG_AFE_PLL_CTRL REG_AFE_CTRL2_8821C /* hal_com.c & phydm */
|
||
|
|
#define REG_MAC_PHY_CTRL REG_AFE_CTRL3_8821C /* phydm only */
|
||
|
|
#define REG_LEDCFG0 REG_LED_CFG_8821C /* rtw_mp.c */
|
||
|
|
#define MSR (REG_CR_8821C + 2) /* rtw_mp.c */
|
||
|
|
#define MSR1 REG_CR_EXT_8821C /* rtw_mp.c & hal_com.c */
|
||
|
|
#define REG_C2HEVT_MSG_NORMAL 0x1A0 /* hal_com.c */
|
||
|
|
#define REG_C2HEVT_CLEAR 0x1AF /* hal_com.c */
|
||
|
|
#define REG_BCN_CTRL_1 REG_BCN_CTRL_CLINT0_8821C/* hal_com.c */
|
||
|
|
#define REG_TSFTR1 REG_FREERUN_CNT_8821C /* hal_com.c */
|
||
|
|
#define REG_RXFLTMAP2 REG_RXFLTMAP_8821C /* rtw_mp.c */
|
||
|
|
#define REG_WOWLAN_WAKE_REASON 0x01C7
|
||
|
|
|
||
|
|
/* RXERR_RPT, for rtw_mp.c */
|
||
|
|
#define RXERR_TYPE_OFDM_PPDU 0
|
||
|
|
#define RXERR_TYPE_OFDM_FALSE_ALARM 2
|
||
|
|
#define RXERR_TYPE_OFDM_MPDU_OK 0
|
||
|
|
#define RXERR_TYPE_OFDM_MPDU_FAIL 1
|
||
|
|
#define RXERR_TYPE_CCK_PPDU 3
|
||
|
|
#define RXERR_TYPE_CCK_FALSE_ALARM 5
|
||
|
|
#define RXERR_TYPE_CCK_MPDU_OK 3
|
||
|
|
#define RXERR_TYPE_CCK_MPDU_FAIL 4
|
||
|
|
#define RXERR_TYPE_HT_PPDU 8
|
||
|
|
#define RXERR_TYPE_HT_FALSE_ALARM 9
|
||
|
|
#define RXERR_TYPE_HT_MPDU_TOTAL 6
|
||
|
|
#define RXERR_TYPE_HT_MPDU_OK 6
|
||
|
|
#define RXERR_TYPE_HT_MPDU_FAIL 7
|
||
|
|
#define RXERR_TYPE_RX_FULL_DROP 10
|
||
|
|
|
||
|
|
#define RXERR_COUNTER_MASK BIT_MASK_RPT_COUNTER_8821C
|
||
|
|
#define RXERR_RPT_RST BIT_RXERR_RPT_RST_8821C
|
||
|
|
#define _RXERR_RPT_SEL(type) (BIT_RXERR_RPT_SEL_V1_3_0_8821C(type) \
|
||
|
|
| ((type & 0x10) ? BIT_RXERR_RPT_SEL_V1_4_8821C : 0))
|
||
|
|
|
||
|
|
/*
|
||
|
|
* BB Register definition
|
||
|
|
*/
|
||
|
|
#define rPMAC_Reset 0x100 /* hal_mp.c */
|
||
|
|
|
||
|
|
#define rFPGA0_RFMOD 0x800
|
||
|
|
#define rFPGA0_TxInfo 0x804
|
||
|
|
#define rOFDMCCKEN_Jaguar 0x808 /* hal_mp.c */
|
||
|
|
#define rFPGA0_TxGainStage 0x80C /* phydm only */
|
||
|
|
#define rFPGA0_XA_HSSIParameter1 0x820 /* hal_mp.c */
|
||
|
|
#define rFPGA0_XA_HSSIParameter2 0x824 /* hal_mp.c */
|
||
|
|
#define rFPGA0_XB_HSSIParameter1 0x828 /* hal_mp.c */
|
||
|
|
#define rFPGA0_XB_HSSIParameter2 0x82C /* hal_mp.c */
|
||
|
|
#define rTxAGC_B_Rate18_06 0x830
|
||
|
|
#define rTxAGC_B_Rate54_24 0x834
|
||
|
|
#define rTxAGC_B_CCK1_55_Mcs32 0x838
|
||
|
|
#define rCCAonSec_Jaguar 0x838 /* hal_mp.c */
|
||
|
|
#define rTxAGC_B_Mcs03_Mcs00 0x83C
|
||
|
|
#define rTxAGC_B_Mcs07_Mcs04 0x848
|
||
|
|
#define rTxAGC_B_Mcs11_Mcs08 0x84C
|
||
|
|
#define rFPGA0_XA_RFInterfaceOE 0x860
|
||
|
|
#define rFPGA0_XB_RFInterfaceOE 0x864
|
||
|
|
#define rTxAGC_B_Mcs15_Mcs12 0x868
|
||
|
|
#define rTxAGC_B_CCK11_A_CCK2_11 0x86C
|
||
|
|
#define rFPGA0_XAB_RFInterfaceSW 0x870
|
||
|
|
#define rFPGA0_XAB_RFParameter 0x878
|
||
|
|
#define rFPGA0_AnalogParameter4 0x88C /* hal_mp.c & phydm */
|
||
|
|
#define rFPGA0_XB_LSSIReadBack 0x8A4 /* phydm */
|
||
|
|
#define rHSSIRead_Jaguar 0x8B0 /* RF read addr (rtl8821c_phy.c) */
|
||
|
|
|
||
|
|
#define rC_TxScale_Jaguar2 0x181C /* Pah_C TX scaling factor (hal_mp.c) */
|
||
|
|
#define rC_IGI_Jaguar2 0x1850 /* Initial Gain for path-C (hal_mp.c) */
|
||
|
|
|
||
|
|
#define rFPGA1_TxInfo 0x90C /* hal_mp.c */
|
||
|
|
#define rSingleTone_ContTx_Jaguar 0x914 /* hal_mp.c */
|
||
|
|
|
||
|
|
#define rCCK0_System 0xA00
|
||
|
|
#define rCCK0_AFESetting 0xA04
|
||
|
|
|
||
|
|
#define rCCK0_DSPParameter2 0xA1C
|
||
|
|
#define rCCK0_TxFilter1 0xA20
|
||
|
|
#define rCCK0_TxFilter2 0xA24
|
||
|
|
#define rCCK0_DebugPort 0xA28
|
||
|
|
#define rCCK0_FalseAlarmReport 0xA2C
|
||
|
|
|
||
|
|
#define rD_TxScale_Jaguar2 0x1A1C /* Path_D TX scaling factor (hal_mp.c) */
|
||
|
|
#define rD_IGI_Jaguar2 0x1A50 /* Initial Gain for path-D (hal_mp.c) */
|
||
|
|
|
||
|
|
#define rOFDM0_TRxPathEnable 0xC04
|
||
|
|
#define rOFDM0_TRMuxPar 0xC08
|
||
|
|
#define rA_TxScale_Jaguar 0xC1C /* Pah_A TX scaling factor (hal_mp.c) */
|
||
|
|
#define rOFDM0_RxDetector1 0xC30 /* rtw_mp.c */
|
||
|
|
#define rOFDM0_ECCAThreshold 0xC4C /* phydm only */
|
||
|
|
#define rOFDM0_XAAGCCore1 0xC50 /* phydm only */
|
||
|
|
#define rA_IGI_Jaguar 0xC50 /* Initial Gain for path-A (hal_mp.c) */
|
||
|
|
#define rOFDM0_XBAGCCore1 0xC58 /* phydm only */
|
||
|
|
#define rOFDM0_XATxIQImbalance 0xC80 /* phydm only */
|
||
|
|
#define rA_LSSIWrite_Jaguar 0xC90 /* RF write addr, LSSI Parameter (rtl8821c_phy.c) */
|
||
|
|
#define rA_RFE_Pinmux_Jaguar 0xCB0 /* hal_mp.c */
|
||
|
|
|
||
|
|
#define rOFDM1_LSTF 0xD00
|
||
|
|
#define rOFDM1_TRxPathEnable 0xD04 /* hal_mp.c */
|
||
|
|
#define rA_PIRead_Jaguar 0xD04 /* RF readback with PI (rtl8821c_phy.c) */
|
||
|
|
#define rA_SIRead_Jaguar 0xD08 /* RF readback with SI (rtl8821c_phy.c) */
|
||
|
|
#define rB_PIRead_Jaguar 0xD44 /* RF readback with PI (rtl8821c_phy.c) */
|
||
|
|
#define rB_SIRead_Jaguar 0xD48 /* RF readback with SI (rtl8821c_phy.c) */
|
||
|
|
|
||
|
|
#define rTxAGC_A_Rate18_06 0xE00
|
||
|
|
#define rTxAGC_A_Rate54_24 0xE04
|
||
|
|
#define rTxAGC_A_CCK1_Mcs32 0xE08
|
||
|
|
#define rTxAGC_A_Mcs03_Mcs00 0xE10
|
||
|
|
#define rTxAGC_A_Mcs07_Mcs04 0xE14
|
||
|
|
#define rTxAGC_A_Mcs11_Mcs08 0xE18
|
||
|
|
#define rTxAGC_A_Mcs15_Mcs12 0xE1C
|
||
|
|
#define rB_TxScale_Jaguar 0xE1C /* Path_B TX scaling factor (hal_mp.c) */
|
||
|
|
#define rB_IGI_Jaguar 0xE50 /* Initial Gain for path-B (hal_mp.c) */
|
||
|
|
#define rB_LSSIWrite_Jaguar 0xE90 /* RF write addr, LSSI Parameter (rtl8821c_phy.c) */
|
||
|
|
#define rB_RFE_Pinmux_Jaguar 0xEB0 /* hal_mp.c */
|
||
|
|
|
||
|
|
/* Page1(0x100) */
|
||
|
|
#define bBBResetB 0x100
|
||
|
|
|
||
|
|
/* Page8(0x800) */
|
||
|
|
#define bCCKEn 0x1000000
|
||
|
|
#define bOFDMEn 0x2000000
|
||
|
|
/* Reg 0x80C rFPGA0_TxGainStage */
|
||
|
|
#define bXBTxAGC 0xF00
|
||
|
|
#define bXCTxAGC 0xF000
|
||
|
|
#define bXDTxAGC 0xF0000
|
||
|
|
|
||
|
|
/* PageA(0xA00) */
|
||
|
|
#define bCCKBBMode 0x3
|
||
|
|
|
||
|
|
#define bCCKScramble 0x8
|
||
|
|
#define bCCKTxRate 0x3000
|
||
|
|
|
||
|
|
/* General */
|
||
|
|
#define bMaskByte0 0xFF /* mp, rtw_odm.c & phydm */
|
||
|
|
#define bMaskByte1 0xFF00 /* hal_mp.c & phydm */
|
||
|
|
#define bMaskByte2 0xFF0000 /* hal_mp.c & phydm */
|
||
|
|
#define bMaskByte3 0xFF000000 /* hal_mp.c & phydm */
|
||
|
|
#define bMaskHWord 0xFFFF0000 /* hal_com.c, rtw_mp.c */
|
||
|
|
#define bMaskLWord 0x0000FFFF /* mp, hal_com.c & phydm */
|
||
|
|
#define bMaskDWord 0xFFFFFFFF /* mp, hal, rtw_odm.c & phydm */
|
||
|
|
|
||
|
|
#define bEnable 0x1 /* hal_mp.c, rtw_mp.c */
|
||
|
|
#define bDisable 0x0 /* rtw_mp.c */
|
||
|
|
|
||
|
|
#define MAX_STALL_TIME 50 /* unit: us, hal_com_phycfg.c */
|
||
|
|
|
||
|
|
#define Rx_Smooth_Factor 20 /* phydm only */
|
||
|
|
|
||
|
|
/*
|
||
|
|
* RF Register definition
|
||
|
|
*/
|
||
|
|
#define RF_AC 0x00
|
||
|
|
#define RF_AC_Jaguar 0x00 /* hal_mp.c */
|
||
|
|
#define RF_CHNLBW 0x18 /* rtl8821c_phy.c */
|
||
|
|
#define RF_0x52 0x52
|
||
|
|
|
||
|
|
struct hw_port_reg {
|
||
|
|
u32 net_type; /*reg_offset*/
|
||
|
|
u8 net_type_shift;
|
||
|
|
u32 macaddr; /*reg_offset*/
|
||
|
|
u32 bssid; /*reg_offset*/
|
||
|
|
u32 bcn_ctl; /*reg_offset*/
|
||
|
|
u32 tsf_rst; /*reg_offset*/
|
||
|
|
u8 tsf_rst_bit;
|
||
|
|
u32 bcn_space; /*reg_offset*/
|
||
|
|
u8 bcn_space_shift;
|
||
|
|
u16 bcn_space_mask;
|
||
|
|
};
|
||
|
|
|
||
|
|
#endif /* __RTL8192E_SPEC_H__ */
|