mirrors/8821cu-20210916
1
0
Fork 0
mirror of https://github.com/morrownr/8821cu-20210916.git synced 2024-11-05 11:00:36 +00:00
Code Releases Activity
e061a4fd95
8821cu-20210916/hal/phydm/phydm_rainfo.c
morrownr 1d6ef930b9 initial commit
2022-11-17 08:26:57 -06:00

2432 lines
66 KiB
C
Raw Blame History

/******************************************************************************
*
* Copyright(c) 2007 - 2017 Realtek Corporation.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms of version 2 of the GNU General Public License as
* published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* The full GNU General Public License is included in this distribution in the
* file called LICENSE.
*
* Contact Information:
* wlanfae <wlanfae@realtek.com>
* Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,
* Hsinchu 300, Taiwan.
*
* Larry Finger <Larry.Finger@lwfinger.net>
*
*****************************************************************************/
/*@************************************************************
* include files
************************************************************/
#include "mp_precomp.h"
#include "phydm_precomp.h"
boolean phydm_is_vht_rate(void *dm_void, u8 rate)
{
return ((rate & 0x7f) >= ODM_RATEVHTSS1MCS0) ? true : false;
}
boolean phydm_is_ht_rate(void *dm_void, u8 rate)
{
return (((rate & 0x7f) >= ODM_RATEMCS0) &&
((rate & 0x7f) <= ODM_RATEMCS31)) ? true : false;
}
boolean phydm_is_ofdm_rate(void *dm_void, u8 rate)
{
return (((rate & 0x7f) >= ODM_RATE6M) &&
((rate & 0x7f) <= ODM_RATE54M)) ? true : false;
}
boolean phydm_is_cck_rate(void *dm_void, u8 rate)
{
return ((rate & 0x7f) <= ODM_RATE11M) ? true : false;
}
u8 phydm_legacy_rate_2_spec_rate(void *dm_void, u8 rate)
{
u8 rate_idx = 0x0;
u8 legacy_spec_rate_t[8] = {PHYDM_SPEC_RATE_6M, PHYDM_SPEC_RATE_9M,
PHYDM_SPEC_RATE_12M, PHYDM_SPEC_RATE_18M,
PHYDM_SPEC_RATE_24M, PHYDM_SPEC_RATE_36M,
PHYDM_SPEC_RATE_48M, PHYDM_SPEC_RATE_54M};
if ((rate >= ODM_RATE6M) && (rate <= ODM_RATE54M))
rate_idx = rate - ODM_RATE6M;
return legacy_spec_rate_t[rate_idx];
}
u8 phydm_rate_2_rate_digit(void *dm_void, u8 rate)
{
u8 legacy_table[12] = {1, 2, 5, 11, 6, 9, 12, 18, 24, 36, 48, 54};
u8 rate_idx = rate & 0x7f; /*remove bit7 SGI*/
u8 rate_digit = 0;
if (rate_idx >= ODM_RATEVHTSS1MCS0)
rate_digit = (rate_idx - ODM_RATEVHTSS1MCS0) % 10;
else if (rate_idx >= ODM_RATEMCS0)
rate_digit = (rate_idx - ODM_RATEMCS0);
else if (rate_idx <= ODM_RATE54M)
rate_digit = legacy_table[rate_idx];
return rate_digit;
}
u8 phydm_rate_type_2_num_ss(void *dm_void, enum PDM_RATE_TYPE type)
{
u8 num_ss = 1;
switch (type) {
case PDM_CCK:
case PDM_OFDM:
case PDM_1SS:
num_ss = 1;
break;
case PDM_2SS:
num_ss = 2;
break;
case PDM_3SS:
num_ss = 3;
break;
case PDM_4SS:
num_ss = 4;
break;
default:
break;
}
return num_ss;
}
u8 phydm_rate_to_num_ss(void *dm_void, u8 data_rate)
{
u8 num_ss = 1;
if (data_rate <= ODM_RATE54M)
num_ss = 1;
else if (data_rate <= ODM_RATEMCS31)
num_ss = ((data_rate - ODM_RATEMCS0) >> 3) + 1;
else if (data_rate <= ODM_RATEVHTSS1MCS9)
num_ss = 1;
else if (data_rate <= ODM_RATEVHTSS2MCS9)
num_ss = 2;
else if (data_rate <= ODM_RATEVHTSS3MCS9)
num_ss = 3;
else if (data_rate <= ODM_RATEVHTSS4MCS9)
num_ss = 4;
return num_ss;
}
void phydm_h2C_debug(void *dm_void, char input[][16], u32 *_used,
char *output, u32 *_out_len)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
u32 used = *_used;
u32 out_len = *_out_len;
u32 dm_value[10] = {0};
u8 i = 0, input_idx = 0;
u8 h2c_parameter[H2C_MAX_LENGTH] = {0};
u8 phydm_h2c_id = 0;
for (i = 0; i < 8; i++) {
PHYDM_SSCANF(input[i + 1], DCMD_HEX, &dm_value[i]);
input_idx++;
}
if (input_idx == 0)
return;
phydm_h2c_id = (u8)dm_value[0];
PDM_SNPF(out_len, used, output + used, out_len - used,
"Phydm Send H2C_ID (( 0x%x))\n", phydm_h2c_id);
for (i = 0; i < H2C_MAX_LENGTH; i++) {
h2c_parameter[i] = (u8)dm_value[i + 1];
PDM_SNPF(out_len, used, output + used, out_len - used,
"H2C: Byte[%d] = ((0x%x))\n", i, h2c_parameter[i]);
}
odm_fill_h2c_cmd(dm, phydm_h2c_id, H2C_MAX_LENGTH, h2c_parameter);
*_used = used;
*_out_len = out_len;
}
void phydm_fw_fix_rate(void *dm_void, u8 en, u8 macid, u8 bw, u8 rate)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
u32 reg_u32_tmp;
if (dm->support_ic_type & PHYDM_IC_8051_SERIES) {
reg_u32_tmp = (bw << 24) | (rate << 16) | (macid << 8) | en;
odm_set_mac_reg(dm, R_0x4a0, MASKDWORD, reg_u32_tmp);
} else {
if (en == 1)
reg_u32_tmp = BYTE_2_DWORD(0x60, macid, bw, rate);
else
reg_u32_tmp = 0x40000000;
if (dm->support_ic_type & ODM_RTL8814B)
odm_set_mac_reg(dm, R_0x448, MASKDWORD, reg_u32_tmp);
else
odm_set_mac_reg(dm, R_0x450, MASKDWORD, reg_u32_tmp);
}
if (en == 1) {
PHYDM_DBG(dm, ODM_COMP_API,
"FW fix TX rate[id =%d], %dM, Rate(%d)=", macid,
(20 << bw), rate);
phydm_print_rate(dm, rate, ODM_COMP_API);
} else {
PHYDM_DBG(dm, ODM_COMP_API, "Auto Rate\n");
}
}
void phydm_ra_debug(void *dm_void, char input[][16], u32 *_used, char *output,
u32 *_out_len)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct ra_table *ra_tab = &dm->dm_ra_table;
u32 used = *_used;
u32 out_len = *_out_len;
char help[] = "-h";
u32 var[5] = {0};
u8 macid = 0, bw = 0, rate = 0;
u8 tx_cls_en = 0, tx_cls_th = 0, tmp = 0;
u8 i = 0;
for (i = 0; i < 5; i++) {
PHYDM_SSCANF(input[i + 1], DCMD_DECIMAL, &var[i]);
}
if ((strcmp(input[1], help) == 0)) {
PDM_SNPF(out_len, used, output + used, out_len - used,
"{1} {0:-,1:+} {ofst}: set offset\n");
PDM_SNPF(out_len, used, output + used, out_len - used,
"{1} {100}: show offset\n");
PDM_SNPF(out_len, used, output + used, out_len - used,
"{2} {en} {macid} {bw} {rate}: fw fix rate\n");
PDM_SNPF(out_len, used, output + used, out_len - used,
"{3} {en}: Dynamic RRSR\n");
PDM_SNPF(out_len, used, output + used, out_len - used,
"{4} {0:pkt RA, 1:TBTT RA, 100:query RA mode}\n");
#ifdef CONFIG_DYNAMIC_TXCOLLISION_TH
PDM_SNPF(out_len, used, output + used, out_len - used,
"{5} {0:dis, 1:en}{th; 255:auto, xx:dB}: Tx CLS\n");
#endif
} else if (var[0] == 1) { /*@Adjust PCR offset*/
if (var[1] == 100) {
PDM_SNPF(out_len, used, output + used, out_len - used,
"[Get] RA_ofst=((%s%d))\n",
((ra_tab->ra_ofst_direc) ? "+" : "-"),
ra_tab->ra_th_ofst);
} else if (var[1] == 0) {
ra_tab->ra_ofst_direc = 0;
ra_tab->ra_th_ofst = (u8)var[2];
PDM_SNPF(out_len, used, output + used, out_len - used,
"[Set] RA_ofst=((-%d))\n", ra_tab->ra_th_ofst);
} else if (var[1] == 1) {
ra_tab->ra_ofst_direc = 1;
ra_tab->ra_th_ofst = (u8)var[2];
PDM_SNPF(out_len, used, output + used, out_len - used,
"[Set] RA_ofst=((+%d))\n", ra_tab->ra_th_ofst);
}
} else if (var[0] == 2) { /*@FW fix rate*/
macid = (u8)var[2];
bw = (u8)var[3];
rate = (u8)var[4];
PDM_SNPF(out_len, used, output + used, out_len - used,
"[FW fix TX Rate] {en, macid,bw,rate}={%d, %d, %d, 0x%x}",
var[1], macid, bw, rate);
phydm_fw_fix_rate(dm, (u8)var[1], macid, bw, rate);
} else if (var[0] == 3) { /*@Dynamic RRSR*/
ra_tab->dynamic_rrsr_en = (boolean)var[1];
PDM_SNPF(out_len, used, output + used, out_len - used,
"[Dynamic RRSR] enable=%d", ra_tab->dynamic_rrsr_en);
} else if (var[0] == 4) { /*@RA trigger mode*/
if (var[1] == 0 || var[1] == 1)
ra_tab->ra_trigger_mode = (u8)var[1];
PDM_SNPF(out_len, used, output + used, out_len - used,
"[RA trigger] mode=%d\n", ra_tab->ra_trigger_mode);
#ifdef CONFIG_DYNAMIC_TXCOLLISION_TH
} else if (var[0] == 5) { /*@Tx Collision Detection*/
tx_cls_en = (u8)var[1];
ra_tab->ra_tx_cls_th = (u8)var[2];
tmp = (u8)var[2];
tx_cls_th = (tmp < 50) ? 0 : (tmp > 81) ? 31 : tmp - 50;
if (tx_cls_en) {
odm_set_bb_reg(dm, R_0x8f8, BIT(16), 1);
if (ra_tab->ra_tx_cls_th != 255) {
phydm_tx_collsion_th_set(dm, tx_cls_th,
tx_cls_th);
}
} else {
odm_set_bb_reg(dm, R_0x8f8, BIT(16), 0);
}
if (tx_cls_en & ra_tab->ra_tx_cls_th != 255) {
PDM_SNPF(out_len, used, output + used, out_len - used,
"[Tx Collision Detec] {en, th}={%d, %d}\n",
tx_cls_en, tx_cls_th + 50);
} else if (tx_cls_en & ra_tab->ra_tx_cls_th == 255) {
PDM_SNPF(out_len, used, output + used, out_len - used,
"[Tx Collision Detec] {en, th}={%d, auto}\n",
tx_cls_en);
} else {
PDM_SNPF(out_len, used, output + used, out_len - used,
"[Tx Collision Detec] {en, th}={%d, xx}\n",
tx_cls_en);
}
#endif
} else {
PDM_SNPF(out_len, used, output + used, out_len - used,
"[Set] Error\n");
}
*_used = used;
*_out_len = out_len;
}
void phydm_ra_mask_report_h2c_trigger(void *dm_void,
struct ra_mask_rpt_trig *trig_rpt)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct ra_table *ra_tab = &dm->dm_ra_table;
phydm_fw_trace_en_h2c(dm, true, 1, 2, trig_rpt->macid);
trig_rpt->ra_mask_rpt_stamp = ra_tab->ra_mask_rpt_stamp;
}
void phydm_ra_mask_report_c2h_result(void *dm_void, struct ra_mask_rpt *rpt)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct ra_table *ra_tab = &dm->dm_ra_table;
u8 i = 0;
rpt->ra_mask_rpt_stamp = ra_tab->ra_mask_rpt_stamp;
odm_move_memory(dm, &rpt->ra_mask_buf[0], &ra_tab->ra_mask_buf[0], 8);
}
void odm_c2h_ra_para_report_handler(void *dm_void, u8 *cmd_buf, u8 cmd_len)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct ra_table *ra_tab = &dm->dm_ra_table;
u8 mode = cmd_buf[0]; /*Retry Penalty, NH, NL*/
u8 i;
PHYDM_DBG(dm, DBG_FW_TRACE, "[%s] [mode: %d]----------------------->\n",
__func__, mode);
if (mode == RADBG_DEBUG_MONITOR1) {
if (dm->support_ic_type & PHYDM_IC_3081_SERIES) {
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "RSSI =",
cmd_buf[1]);
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s 0x%x\n", "rate =",
cmd_buf[2] & 0x7f);
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "SGI =",
(cmd_buf[2] & 0x80) >> 7);
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "BW =",
cmd_buf[3]);
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "BW_max =",
cmd_buf[4]);
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s 0x%x\n",
"multi_rate0 =", cmd_buf[5]);
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s 0x%x\n",
"multi_rate1 =", cmd_buf[6]);
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "DISRA =",
cmd_buf[7]);
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "VHT_EN =",
cmd_buf[8]);
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n",
"SGI_support =", cmd_buf[9]);
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "try_ness =",
cmd_buf[10]);
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s 0x%x\n", "pre_rate =",
cmd_buf[11]);
} else {
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "RSSI =",
cmd_buf[1]);
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %x\n", "BW =",
cmd_buf[2]);
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "DISRA =",
cmd_buf[3]);
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "VHT_EN =",
cmd_buf[4]);
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n",
"Hightest rate =", cmd_buf[5]);
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s 0x%x\n",
"Lowest rate =", cmd_buf[6]);
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s 0x%x\n",
"SGI_support =", cmd_buf[7]);
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "Rate_ID =",
cmd_buf[8]);
}
} else if (mode == RADBG_DEBUG_MONITOR2) {
if (dm->support_ic_type & PHYDM_IC_3081_SERIES) {
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "rate_id =",
cmd_buf[1]);
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s 0x%x\n",
"highest_rate =", cmd_buf[2]);
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s 0x%x\n",
"lowest_rate =", cmd_buf[3]);
for (i = 4; i <= 11; i++)
PHYDM_DBG(dm, DBG_FW_TRACE, "RAMASK = 0x%x\n",
cmd_buf[i]);
odm_move_memory(dm, &ra_tab->ra_mask_buf[0], &cmd_buf[4], 8);
ra_tab->ra_mask_rpt_stamp++;
} else {
PHYDM_DBG(dm, DBG_FW_TRACE,
"%5s %x%x %x%x %x%x %x%x\n", "RA Mask:",
cmd_buf[8], cmd_buf[7], cmd_buf[6],
cmd_buf[5], cmd_buf[4], cmd_buf[3],
cmd_buf[2], cmd_buf[1]);
}
} else if (mode == RADBG_DEBUG_MONITOR3) {
for (i = 0; i < (cmd_len - 1); i++)
PHYDM_DBG(dm, DBG_FW_TRACE, "content[%d] = %d\n", i,
cmd_buf[1 + i]);
} else if (mode == RADBG_DEBUG_MONITOR4)
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s {%d.%d}\n", "RA version =",
cmd_buf[1], cmd_buf[2]);
else if (mode == RADBG_DEBUG_MONITOR5) {
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s 0x%x\n", "Current rate =",
cmd_buf[1]);
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "Retry ratio =",
cmd_buf[2]);
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s %d\n", "rate down ratio =",
cmd_buf[3]);
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s 0x%x\n", "highest rate =",
cmd_buf[4]);
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s {0x%x 0x%x}\n", "Muti-try =",
cmd_buf[5], cmd_buf[6]);
PHYDM_DBG(dm, DBG_FW_TRACE, "%5s 0x%x%x%x%x%x\n", "RA mask =",
cmd_buf[11], cmd_buf[10], cmd_buf[9], cmd_buf[8],
cmd_buf[7]);
}
PHYDM_DBG(dm, DBG_FW_TRACE, "-------------------------------\n");
}
void phydm_ra_dynamic_retry_count(void *dm_void)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
if (!(dm->support_ability & ODM_BB_DYNAMIC_ARFR))
return;
/*PHYDM_DBG(dm, DBG_RA, "dm->pre_b_noisy = %d\n", dm->pre_b_noisy );*/
if (dm->pre_b_noisy != dm->noisy_decision) {
if (dm->noisy_decision) {
PHYDM_DBG(dm, DBG_DYN_ARFR, "Noisy Env. RA fallback\n");
odm_set_mac_reg(dm, R_0x430, MASKDWORD, 0x0);
odm_set_mac_reg(dm, R_0x434, MASKDWORD, 0x04030201);
} else {
PHYDM_DBG(dm, DBG_DYN_ARFR, "Clean Env. RA fallback\n");
odm_set_mac_reg(dm, R_0x430, MASKDWORD, 0x01000000);
odm_set_mac_reg(dm, R_0x434, MASKDWORD, 0x06050402);
}
dm->pre_b_noisy = dm->noisy_decision;
}
}
void phydm_print_rate(void *dm_void, u8 rate, u32 dbg_component)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
u8 rate_idx = rate & 0x7f; /*remove bit7 SGI*/
boolean vht_en = phydm_is_vht_rate(dm, rate_idx);
u8 b_sgi = (rate & 0x80) >> 7;
u8 rate_ss = phydm_rate_to_num_ss(dm, rate_idx);
u8 rate_digit = phydm_rate_2_rate_digit(dm, rate_idx);
PHYDM_DBG_F(dm, dbg_component, "( %s%s%s%s%s%d%s%s)\n",
(vht_en && (rate_ss == 1)) ? "VHT 1ss " : "",
(vht_en && (rate_ss == 2)) ? "VHT 2ss " : "",
(vht_en && (rate_ss == 3)) ? "VHT 3ss " : "",
(vht_en && (rate_ss == 4)) ? "VHT 4ss " : "",
(rate_idx >= ODM_RATEMCS0) ? "MCS " : "",
rate_digit,
(b_sgi) ? "-S" : " ",
(rate_idx >= ODM_RATEMCS0) ? "" : "M");
}
void phydm_print_rate_2_buff(void *dm_void, u8 rate, char *buf, u16 buf_size)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
u8 rate_idx = rate & 0x7f; /*remove bit7 SGI*/
boolean vht_en = phydm_is_vht_rate(dm, rate_idx);
u8 b_sgi = (rate & 0x80) >> 7;
u8 rate_ss = phydm_rate_to_num_ss(dm, rate_idx);
u8 rate_digit = phydm_rate_2_rate_digit(dm, rate_idx);
PHYDM_SNPRINTF(buf, buf_size, "( %s%s%s%s%s%d%s%s)",
(vht_en && (rate_ss == 1)) ? "VHT 1ss " : "",
(vht_en && (rate_ss == 2)) ? "VHT 2ss " : "",
(vht_en && (rate_ss == 3)) ? "VHT 3ss " : "",
(vht_en && (rate_ss == 4)) ? "VHT 4ss " : "",
(rate_idx >= ODM_RATEMCS0) ? "MCS " : "",
rate_digit,
(b_sgi) ? "-S" : " ",
(rate_idx >= ODM_RATEMCS0) ? "" : "M");
}
void phydm_c2h_ra_report_handler(void *dm_void, u8 *cmd_buf, u8 cmd_len)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct ra_table *ra_tab = &dm->dm_ra_table;
struct cmn_sta_info *sta = NULL;
u8 macid = cmd_buf[1];
u8 rate = cmd_buf[0];
u8 ra_ratio = 0xff;
u8 curr_bw = 0xff;
u8 rate_idx = rate & 0x7f; /*remove bit7 SGI*/
u8 rate_order;
u8 gid_index = 0;
u8 txcls_rate = 0;
char dbg_buf[PHYDM_SNPRINT_SIZE] = {0};
#if (DM_ODM_SUPPORT_TYPE == ODM_WIN)
sta = dm->phydm_sta_info[dm->phydm_macid_table[macid]];
#else
sta = dm->phydm_sta_info[macid];
#endif
if (cmd_len == 7) {
ra_ratio = cmd_buf[5];
curr_bw = cmd_buf[6];
PHYDM_DBG(dm, DBG_RA, "[%d] PER=%d\n", macid, ra_ratio);
} else if (cmd_len == 8) {
ra_ratio = cmd_buf[5];
curr_bw = cmd_buf[6];
txcls_rate = cmd_buf[7];
PHYDM_DBG(dm, DBG_RA, "[%d] PER=%d TxCLS=%d\n", macid, ra_ratio,
txcls_rate);
}
if (cmd_buf[3] != 0) {
if (cmd_buf[3] == 0xff)
PHYDM_DBG(dm, DBG_RA, "FW Fix Rate\n");
else if (cmd_buf[3] == 1)
PHYDM_DBG(dm, DBG_RA, "Try Success\n");
else if (cmd_buf[3] == 2)
PHYDM_DBG(dm, DBG_RA, "Try Fail & Again\n");
else if (cmd_buf[3] == 3)
PHYDM_DBG(dm, DBG_RA, "Rate Back\n");
else if (cmd_buf[3] == 4)
PHYDM_DBG(dm, DBG_RA, "Start rate by RSSI\n");
else if (cmd_buf[3] == 5)
PHYDM_DBG(dm, DBG_RA, "Try rate\n");
}
phydm_print_rate_2_buff(dm, rate, dbg_buf, PHYDM_SNPRINT_SIZE);
PHYDM_DBG(dm, DBG_RA, "Tx Rate=%s (%d)\n", dbg_buf, rate);
#ifdef MU_EX_MACID
if (macid >= 128 && macid < (128 + MU_EX_MACID)) {
gid_index = macid - 128;
ra_tab->mu1_rate[gid_index] = rate;
}
if (macid >= ODM_ASSOCIATE_ENTRY_NUM)
return;
#endif
if (is_sta_active(sta)) {
sta->ra_info.curr_tx_rate = rate;
sta->ra_info.curr_tx_bw = (enum channel_width)curr_bw;
sta->ra_info.curr_retry_ratio = ra_ratio;
}
/*trigger power training*/
#if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_CE))
rate_order = phydm_rate_order_compute(dm, rate_idx);
if (dm->is_one_entry_only ||
(rate_order > ra_tab->highest_client_tx_order &&
ra_tab->power_tracking_flag == 1)) {
halrf_update_pwr_track(dm, rate_idx);
ra_tab->power_tracking_flag = 0;
}
#endif
#if 0
/*trigger dynamic rate ID*/
if (dm->support_ic_type & (ODM_RTL8812 | ODM_RTL8192E))
phydm_update_rate_id(dm, rate, macid);
#endif
}
void odm_ra_post_action_on_assoc(void *dm_void)
{
}
void phydm_modify_RA_PCR_threshold(void *dm_void, u8 ra_ofst_direc,
u8 ra_th_ofst)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct ra_table *ra_tab = &dm->dm_ra_table;
ra_tab->ra_ofst_direc = ra_ofst_direc;
ra_tab->ra_th_ofst = ra_th_ofst;
PHYDM_DBG(dm, DBG_RA_MASK, "Set ra_th_offset=(( %s%d ))\n",
((ra_ofst_direc) ? "+" : "-"), ra_th_ofst);
}
#if (DM_ODM_SUPPORT_TYPE == ODM_AP)
void phydm_gen_ramask_h2c_AP(
void *dm_void,
struct rtl8192cd_priv *priv,
struct sta_info *entry,
u8 rssi_level)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
if (dm->support_ic_type == ODM_RTL8812) {
#if (RTL8812A_SUPPORT == 1)
UpdateHalRAMask8812(priv, entry, rssi_level);
#endif
} else if (dm->support_ic_type == ODM_RTL8188E) {
#if (RTL8188E_SUPPORT == 1)
#ifdef TXREPORT
add_RATid(priv, entry);
#endif
#endif
} else {
#ifdef CONFIG_WLAN_HAL
GET_HAL_INTERFACE(priv)->UpdateHalRAMaskHandler(priv, entry, rssi_level);
#endif
}
}
void phydm_update_hal_ra_mask(
void *dm_void,
u32 wireless_mode,
u8 rf_type,
u8 bw,
u8 mimo_ps_enable,
u8 disable_cck_rate,
u32 *ratr_bitmap_msb_in,
u32 *ratr_bitmap_lsb_in,
u8 tx_rate_level)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
u32 ratr_bitmap = *ratr_bitmap_lsb_in;
u32 ratr_bitmap_msb = *ratr_bitmap_msb_in;
#if 0
/*PHYDM_DBG(dm, DBG_RA_MASK, "phydm_rf_type = (( %x )), rf_type = (( %x ))\n", phydm_rf_type, rf_type);*/
#endif
PHYDM_DBG(dm, DBG_RA_MASK,
"Platfoem original RA Mask = (( 0x %x | %x ))\n",
ratr_bitmap_msb, ratr_bitmap);
switch (wireless_mode) {
case PHYDM_WIRELESS_MODE_B: {
ratr_bitmap &= 0x0000000f;
} break;
case PHYDM_WIRELESS_MODE_G: {
ratr_bitmap &= 0x00000ff5;
} break;
case PHYDM_WIRELESS_MODE_A: {
ratr_bitmap &= 0x00000ff0;
} break;
case PHYDM_WIRELESS_MODE_N_24G:
case PHYDM_WIRELESS_MODE_N_5G: {
if (mimo_ps_enable)
rf_type = RF_1T1R;
if (rf_type == RF_1T1R) {
if (bw == CHANNEL_WIDTH_40)
ratr_bitmap &= 0x000ff015;
else
ratr_bitmap &= 0x000ff005;
} else if (rf_type == RF_2T2R || rf_type == RF_2T4R || rf_type == RF_2T3R) {
if (bw == CHANNEL_WIDTH_40)
ratr_bitmap &= 0x0ffff015;
else
ratr_bitmap &= 0x0ffff005;
} else { /*@3T*/
ratr_bitmap &= 0xfffff015;
ratr_bitmap_msb &= 0xf;
}
} break;
case PHYDM_WIRELESS_MODE_AC_24G: {
if (rf_type == RF_1T1R) {
ratr_bitmap &= 0x003ff015;
} else if (rf_type == RF_2T2R || rf_type == RF_2T4R || rf_type == RF_2T3R) {
ratr_bitmap &= 0xfffff015;
} else { /*@3T*/
ratr_bitmap &= 0xfffff010;
ratr_bitmap_msb &= 0x3ff;
}
if (bw == CHANNEL_WIDTH_20) { /*@AC 20MHz not support MCS9*/
ratr_bitmap &= 0x7fdfffff;
ratr_bitmap_msb &= 0x1ff;
}
} break;
case PHYDM_WIRELESS_MODE_AC_5G: {
if (rf_type == RF_1T1R) {
ratr_bitmap &= 0x003ff010;
} else if (rf_type == RF_2T2R || rf_type == RF_2T4R || rf_type == RF_2T3R) {
ratr_bitmap &= 0xfffff010;
} else { /*@3T*/
ratr_bitmap &= 0xfffff010;
ratr_bitmap_msb &= 0x3ff;
}
if (bw == CHANNEL_WIDTH_20) { /*@AC 20MHz not support MCS9*/
ratr_bitmap &= 0x7fdfffff;
ratr_bitmap_msb &= 0x1ff;
}
} break;
default:
break;
}
if (wireless_mode != PHYDM_WIRELESS_MODE_B) {
if (tx_rate_level == 0)
ratr_bitmap &= 0xffffffff;
else if (tx_rate_level == 1)
ratr_bitmap &= 0xfffffff0;
else if (tx_rate_level == 2)
ratr_bitmap &= 0xffffefe0;
else if (tx_rate_level == 3)
ratr_bitmap &= 0xffffcfc0;
else if (tx_rate_level == 4)
ratr_bitmap &= 0xffff8f80;
else if (tx_rate_level >= 5)
ratr_bitmap &= 0xffff0f00;
}
if (disable_cck_rate)
ratr_bitmap &= 0xfffffff0;
PHYDM_DBG(dm, DBG_RA_MASK,
"wireless_mode= (( 0x%x )), rf_type = (( 0x%x )), BW = (( 0x%x )), MimoPs_en = (( %d )), tx_rate_level= (( 0x%x ))\n",
wireless_mode, rf_type, bw, mimo_ps_enable, tx_rate_level);
#if 0
/*PHYDM_DBG(dm, DBG_RA_MASK, "111 Phydm modified RA Mask = (( 0x %x | %x ))\n", ratr_bitmap_msb, ratr_bitmap);*/
#endif
*ratr_bitmap_lsb_in = ratr_bitmap;
*ratr_bitmap_msb_in = ratr_bitmap_msb;
PHYDM_DBG(dm, DBG_RA_MASK,
"Phydm modified RA Mask = (( 0x %x | %x ))\n",
*ratr_bitmap_msb_in, *ratr_bitmap_lsb_in);
}
#endif
void phydm_rate_adaptive_mask_init(void *dm_void)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct ra_table *ra_t = &dm->dm_ra_table;
#if (DM_ODM_SUPPORT_TYPE == ODM_WIN)
PADAPTER adapter = dm->adapter;
PMGNT_INFO mgnt_info = &(adapter->MgntInfo);
HAL_DATA_TYPE *hal_data = GET_HAL_DATA(((PADAPTER)dm->adapter));
if (mgnt_info->DM_Type == dm_type_by_driver)
hal_data->bUseRAMask = true;
else
hal_data->bUseRAMask = false;
#endif
ra_t->ldpc_thres = 35;
ra_t->up_ramask_cnt = 0;
ra_t->up_ramask_cnt_tmp = 0;
}
void phydm_refresh_rate_adaptive_mask(void *dm_void)
{
/*@Will be removed*/
struct dm_struct *dm = (struct dm_struct *)dm_void;
phydm_ra_mask_watchdog(dm);
}
void phydm_show_sta_info(void *dm_void, char input[][16], u32 *_used,
char *output, u32 *_out_len)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct cmn_sta_info *sta = NULL;
struct ra_sta_info *ra = NULL;
#ifdef CONFIG_BEAMFORMING
struct bf_cmn_info *bf = NULL;
#endif
char help[] = "-h";
u32 var[10] = {0};
u32 used = *_used;
u32 out_len = *_out_len;
u32 i, sta_idx_start, sta_idx_end;
u8 tatal_sta_num = 0;
PHYDM_SSCANF(input[1], DCMD_DECIMAL, &var[0]);
if ((strcmp(input[1], help) == 0)) {
PDM_SNPF(out_len, used, output + used, out_len - used,
"All STA: {1}\n");
PDM_SNPF(out_len, used, output + used, out_len - used,
"STA[macid]: {2} {macid}\n");
return;
} else if (var[0] == 1) {
sta_idx_start = 0;
sta_idx_end = ODM_ASSOCIATE_ENTRY_NUM;
} else if (var[0] == 2) {
sta_idx_start = var[1];
sta_idx_end = var[1];
} else {
PDM_SNPF(out_len, used, output + used, out_len - used,
"Warning input value!\n");
return;
}
for (i = sta_idx_start; i < sta_idx_end; i++) {
sta = dm->phydm_sta_info[i];
if (!is_sta_active(sta))
continue;
ra = &sta->ra_info;
#ifdef CONFIG_BEAMFORMING
bf = &sta->bf_info;
#endif
tatal_sta_num++;
PDM_SNPF(out_len, used, output + used, out_len - used,
"==[sta_idx: %d][MACID: %d]============>\n", i,
sta->mac_id);
PDM_SNPF(out_len, used, output + used, out_len - used,
"AID:%d\n", sta->aid);
PDM_SNPF(out_len, used, output + used, out_len - used,
"ADDR:%x-%x-%x-%x-%x-%x\n", sta->mac_addr[5],
sta->mac_addr[4], sta->mac_addr[3], sta->mac_addr[2],
sta->mac_addr[1], sta->mac_addr[0]);
PDM_SNPF(out_len, used, output + used, out_len - used,
"DM_ctrl:0x%x\n", sta->dm_ctrl);
PDM_SNPF(out_len, used, output + used, out_len - used,
"BW:%d, MIMO_Type:0x%x\n", sta->bw_mode,
sta->mimo_type);
PDM_SNPF(out_len, used, output + used, out_len - used,
"STBC_en:%d, LDPC_en=%d\n", sta->stbc_en,
sta->ldpc_en);
/*@[RSSI Info]*/
PDM_SNPF(out_len, used, output + used, out_len - used,
"RSSI{All, OFDM, CCK}={%d, %d, %d}\n",
sta->rssi_stat.rssi, sta->rssi_stat.rssi_ofdm,
sta->rssi_stat.rssi_cck);
/*@[RA Info]*/
PDM_SNPF(out_len, used, output + used, out_len - used,
"Rate_ID:%d, RSSI_LV:%d, ra_bw:%d, SGI_en:%d\n",
ra->rate_id, ra->rssi_level, ra->ra_bw_mode,
ra->is_support_sgi);
PDM_SNPF(out_len, used, output + used, out_len - used,
"VHT_en:%d, Wireless_set=0x%x, sm_ps=%d\n",
ra->is_vht_enable, sta->support_wireless_set,
sta->sm_ps);
PDM_SNPF(out_len, used, output + used, out_len - used,
"Dis{RA, PT}={%d, %d}, TxRx:%d, Noisy:%d\n",
ra->disable_ra, ra->disable_pt, ra->txrx_state,
ra->is_noisy);
PDM_SNPF(out_len, used, output + used, out_len - used,
"TX{Rate, BW}={0x%x, %d}, RTY:%d\n", ra->curr_tx_rate,
ra->curr_tx_bw, ra->curr_retry_ratio);
PDM_SNPF(out_len, used, output + used, out_len - used,
"RA_Mask:0x%llx\n", ra->ramask);
/*@[TP]*/
PDM_SNPF(out_len, used, output + used, out_len - used,
"TP{TX,RX}={%d, %d}\n", sta->tx_moving_average_tp,
sta->rx_moving_average_tp);
#ifdef CONFIG_BEAMFORMING
/*@[Beamforming]*/
PDM_SNPF(out_len, used, output + used, out_len - used,
"BF CAP{HT,VHT}={0x%x, 0x%x}\n", bf->ht_beamform_cap,
bf->vht_beamform_cap);
PDM_SNPF(out_len, used, output + used, out_len - used,
"BF {p_aid,g_id}={0x%x, 0x%x}\n\n", bf->p_aid,
bf->g_id);
#endif
}
if (tatal_sta_num == 0) {
PDM_SNPF(out_len, used, output + used, out_len - used,
"No Linked STA\n");
}
*_used = used;
*_out_len = out_len;
}
u8 phydm_get_rx_stream_num(void *dm_void, enum rf_type type)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
u8 rx_num = 1;
if (type == RF_1T1R)
rx_num = 1;
else if (type == RF_2T2R || type == RF_1T2R)
rx_num = 2;
else if (type == RF_3T3R || type == RF_2T3R)
rx_num = 3;
else if (type == RF_4T4R || type == RF_3T4R || type == RF_2T4R)
rx_num = 4;
else
pr_debug("[Warrning] %s\n", __func__);
return rx_num;
}
u8 phydm_get_tx_stream_num(void *dm_void, enum rf_type type)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
u8 tx_num = 1;
if (type == RF_1T1R || type == RF_1T2R)
tx_num = 1;
else if (type == RF_2T2R || type == RF_2T3R || type == RF_2T4R)
tx_num = 2;
else if (type == RF_3T3R || type == RF_3T4R)
tx_num = 3;
else if (type == RF_4T4R)
tx_num = 4;
else
PHYDM_DBG(dm, DBG_RA, "[Warrning] no mimo_type is found\n");
return tx_num;
}
u64 phydm_get_bb_mod_ra_mask(void *dm_void, u8 sta_idx)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct phydm_iot_center *iot_table = &dm->iot_table;
struct cmn_sta_info *sta = dm->phydm_sta_info[sta_idx];
struct ra_sta_info *ra = NULL;
enum channel_width bw = 0;
enum wireless_set wrls_mode = 0;
#if (DM_ODM_SUPPORT_TYPE == ODM_AP)
struct rtl8192cd_priv *priv = dm->priv;
#endif
u8 tx_stream_num = 1;
u8 rssi_lv = 0;
u64 ra_mask_bitmap = 0;
if (is_sta_active(sta)) {
ra = &sta->ra_info;
bw = ra->ra_bw_mode;
wrls_mode = sta->support_wireless_set;
tx_stream_num = phydm_get_tx_stream_num(dm, sta->mimo_type);
rssi_lv = ra->rssi_level;
ra_mask_bitmap = ra->ramask;
} else {
PHYDM_DBG(dm, DBG_RA, "[Warning] %s invalid STA\n", __func__);
return 0;
}
PHYDM_DBG(dm, DBG_RA, "macid=%d ori_RA_Mask= 0x%llx\n", sta->mac_id,
ra_mask_bitmap);
PHYDM_DBG(dm, DBG_RA,
"wireless_mode=0x%x, tx_ss=%d, BW=%d, MimoPs=%d, rssi_lv=%d\n",
wrls_mode, tx_stream_num, bw, sta->sm_ps, rssi_lv);
if (sta->sm_ps == SM_PS_STATIC) /*@mimo_ps_enable*/
tx_stream_num = 1;
/*@[Modify RA Mask by Wireless Mode]*/
if (wrls_mode == WIRELESS_CCK) { /*@B mode*/
ra_mask_bitmap &= 0x0000000f;
} else if (wrls_mode == WIRELESS_OFDM) { /*@G mode*/
ra_mask_bitmap &= 0x00000ff0;
} else if (wrls_mode == (WIRELESS_CCK | WIRELESS_OFDM)) { /*@BG mode*/
ra_mask_bitmap &= 0x00000ff5;
} else if (wrls_mode == (WIRELESS_CCK | WIRELESS_OFDM | WIRELESS_HT)) {
/*N_2G*/
if (tx_stream_num == 1) {
if (bw == CHANNEL_WIDTH_40)
ra_mask_bitmap &= 0x000ff015;
else
ra_mask_bitmap &= 0x000ff005;
} else if (tx_stream_num == 2) {
if (bw == CHANNEL_WIDTH_40)
ra_mask_bitmap &= 0x0ffff015;
else
ra_mask_bitmap &= 0x0ffff005;
} else if (tx_stream_num == 3) {
ra_mask_bitmap &= 0xffffff015;
} else {
ra_mask_bitmap &= 0xffffffff015;
}
} else if (wrls_mode == (WIRELESS_OFDM | WIRELESS_HT)) { /*N_5G*/
if (tx_stream_num == 1) {
if (bw == CHANNEL_WIDTH_40)
ra_mask_bitmap &= 0x000ff030;
else
ra_mask_bitmap &= 0x000ff010;
} else if (tx_stream_num == 2) {
if (bw == CHANNEL_WIDTH_40)
ra_mask_bitmap &= 0x0ffff030;
else
ra_mask_bitmap &= 0x0ffff010;
} else if (tx_stream_num == 3) {
ra_mask_bitmap &= 0xffffff010;
} else {
ra_mask_bitmap &= 0xffffffff010;
}
} else if (wrls_mode == (WIRELESS_CCK | WIRELESS_OFDM | WIRELESS_VHT)) {
/*@AC_2G*/
if (tx_stream_num == 1)
ra_mask_bitmap &= 0x003ff015;
else if (tx_stream_num == 2)
ra_mask_bitmap &= 0xfffff015;
else if (tx_stream_num == 3)
ra_mask_bitmap &= 0x3fffffff015;
else /*@AC_4SS 2G*/
ra_mask_bitmap &= 0x000ffffffffff015;
if (bw == CHANNEL_WIDTH_20) {
/* @AC 20MHz doesn't support MCS9 except 3SS & 6SS*/
ra_mask_bitmap &= 0x0007ffff7fdff015;
} else if (bw == CHANNEL_WIDTH_80) {
/* @AC 80MHz doesn't support 3SS MCS6*/
ra_mask_bitmap &= 0x000fffbffffff015;
}
} else if (wrls_mode == (WIRELESS_OFDM | WIRELESS_VHT)) { /*@AC_5G*/
if (tx_stream_num == 1)
ra_mask_bitmap &= 0x003ff010;
else if (tx_stream_num == 2)
ra_mask_bitmap &= 0xfffff010;
else if (tx_stream_num == 3)
ra_mask_bitmap &= 0x3fffffff010;
else /*@AC_4SS 5G*/
ra_mask_bitmap &= 0x000ffffffffff010;
if (bw == CHANNEL_WIDTH_20) {
/* @AC 20MHz doesn't support MCS9 except 3SS & 6SS*/
ra_mask_bitmap &= 0x0007ffff7fdff010;
} else if (bw == CHANNEL_WIDTH_80) {
/* @AC 80MHz doesn't support 3SS MCS6*/
ra_mask_bitmap &= 0x000fffbffffff010;
} else if (bw == CHANNEL_WIDTH_160) {
/* @AC 80M+80M doesn't support 3SS & 4SS*/
ra_mask_bitmap &= 0xfffff010;
}
} else {
PHYDM_DBG(dm, DBG_RA, "[Warrning] RA mask is Not found\n");
}
PHYDM_DBG(dm, DBG_RA, "Mod by mode=0x%llx\n", ra_mask_bitmap);
#if ((DM_ODM_SUPPORT_TYPE == ODM_AP) && defined(PHYDM_IC_JGR3_SERIES_SUPPORT))
if (priv->pshare->veriwave_sta_num > 0) {
PHYDM_DBG(dm, DBG_RA, "Mod by RSSI=0x%llx\n", ra_mask_bitmap);
return ra_mask_bitmap;
}
#endif
/*@[Modify RA Mask by RSSI level]*/
if (wrls_mode != WIRELESS_CCK) {
if (iot_table->patch_id_40010700) {
ra_mask_bitmap &= (rssi_lv == 0 ?
0xffffffffffffffff :
0xfffffffffffffff0);
return ra_mask_bitmap;
}
if (rssi_lv == 0)
ra_mask_bitmap &= 0xffffffffffffffff;
else if (rssi_lv == 1)
ra_mask_bitmap &= 0xfffffffffffffff0;
else if (rssi_lv == 2)
ra_mask_bitmap &= 0xffffffffffffefe0;
else if (rssi_lv == 3)
ra_mask_bitmap &= 0xffffffffffffcfc0;
else if (rssi_lv == 4)
ra_mask_bitmap &= 0xffffffffffff8f80;
else if (rssi_lv >= 5)
ra_mask_bitmap &= 0xffffffffffff0f00;
}
PHYDM_DBG(dm, DBG_RA, "Mod by RSSI=0x%llx\n", ra_mask_bitmap);
return ra_mask_bitmap;
}
u8 phydm_get_rate_from_rssi_lv(void *dm_void, u8 sta_idx)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct cmn_sta_info *sta = dm->phydm_sta_info[sta_idx];
struct ra_sta_info *ra = NULL;
enum wireless_set wrls_set = 0;
u8 rssi_lv = 0;
u8 rate_idx = 0;
u8 rate_ofst = 0;
if (is_sta_active(sta)) {
ra = &sta->ra_info;
wrls_set = sta->support_wireless_set;
rssi_lv = ra->rssi_level;
} else {
pr_debug("[Warning] %s: invalid STA\n", __func__);
return 0;
}
PHYDM_DBG(dm, DBG_RA, "[%s]macid=%d, wireless_set=0x%x, rssi_lv=%d\n",
__func__, sta->mac_id, wrls_set, rssi_lv);
rate_ofst = (rssi_lv <= 1) ? 0 : (rssi_lv - 1);
if (wrls_set & WIRELESS_VHT) {
rate_idx = ODM_RATEVHTSS1MCS0 + rate_ofst;
} else if (wrls_set & WIRELESS_HT) {
rate_idx = ODM_RATEMCS0 + rate_ofst;
} else if (wrls_set & WIRELESS_OFDM) {
rate_idx = ODM_RATE6M + rate_ofst;
} else {
rate_idx = ODM_RATE1M + rate_ofst;
if (rate_idx > ODM_RATE11M)
rate_idx = ODM_RATE11M;
}
return rate_idx;
}
u8 phydm_get_rate_id(void *dm_void, u8 sta_idx)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct cmn_sta_info *sta = dm->phydm_sta_info[sta_idx];
struct ra_sta_info *ra = NULL;
enum channel_width bw = 0;
enum wireless_set wrls_mode = 0;
u8 tx_stream_num = 1;
u8 rate_id_idx = PHYDM_BGN_20M_1SS;
if (is_sta_active(sta)) {
ra = &sta->ra_info;
bw = ra->ra_bw_mode;
wrls_mode = sta->support_wireless_set;
tx_stream_num = phydm_get_tx_stream_num(dm, sta->mimo_type);
} else {
PHYDM_DBG(dm, DBG_RA, "[Warning] %s: invalid STA\n", __func__);
return 0;
}
PHYDM_DBG(dm, DBG_RA, "macid=%d,wireless_set=0x%x,tx_SS_num=%d,BW=%d\n",
sta->mac_id, wrls_mode, tx_stream_num, bw);
if (wrls_mode == WIRELESS_CCK) {
/*@B mode*/
rate_id_idx = PHYDM_B_20M;
} else if (wrls_mode == WIRELESS_OFDM) {
/*@G mode*/
rate_id_idx = PHYDM_G;
} else if (wrls_mode == (WIRELESS_CCK | WIRELESS_OFDM)) {
/*@BG mode*/
rate_id_idx = PHYDM_BG;
} else if (wrls_mode == (WIRELESS_OFDM | WIRELESS_HT)) {
/*@GN mode*/
if (tx_stream_num == 1)
rate_id_idx = PHYDM_GN_N1SS;
else if (tx_stream_num == 2)
rate_id_idx = PHYDM_GN_N2SS;
else if (tx_stream_num == 3)
rate_id_idx = PHYDM_ARFR5_N_3SS;
} else if (wrls_mode == (WIRELESS_CCK | WIRELESS_OFDM | WIRELESS_HT)) {
/*@BGN mode*/
if (bw == CHANNEL_WIDTH_40) {
if (tx_stream_num == 1)
rate_id_idx = PHYDM_BGN_40M_1SS;
else if (tx_stream_num == 2)
rate_id_idx = PHYDM_BGN_40M_2SS;
else if (tx_stream_num == 3)
rate_id_idx = PHYDM_ARFR5_N_3SS;
else if (tx_stream_num == 4)
rate_id_idx = PHYDM_ARFR7_N_4SS;
} else {
if (tx_stream_num == 1)
rate_id_idx = PHYDM_BGN_20M_1SS;
else if (tx_stream_num == 2)
rate_id_idx = PHYDM_BGN_20M_2SS;
else if (tx_stream_num == 3)
rate_id_idx = PHYDM_ARFR5_N_3SS;
else if (tx_stream_num == 4)
rate_id_idx = PHYDM_ARFR7_N_4SS;
}
} else if (wrls_mode == (WIRELESS_OFDM | WIRELESS_VHT)) {
/*@AC mode*/
if (bw == CHANNEL_WIDTH_160) {
if (tx_stream_num == 1)
rate_id_idx = PHYDM_ARFR1_AC_1SS;
else if (tx_stream_num == 2)
rate_id_idx = PHYDM_ARFR0_AC_2SS;
else if (tx_stream_num == 3)
rate_id_idx = PHYDM_ARFR0_AC_2SS;
else if (tx_stream_num == 4)
rate_id_idx = PHYDM_ARFR0_AC_2SS;
} else {
if (tx_stream_num == 1)
rate_id_idx = PHYDM_ARFR1_AC_1SS;
else if (tx_stream_num == 2)
rate_id_idx = PHYDM_ARFR0_AC_2SS;
else if (tx_stream_num == 3)
rate_id_idx = PHYDM_ARFR4_AC_3SS;
else if (tx_stream_num == 4)
rate_id_idx = PHYDM_ARFR6_AC_4SS;
}
} else if (wrls_mode == (WIRELESS_CCK | WIRELESS_OFDM | WIRELESS_VHT)) {
/*@AC 2.4G mode*/
if (bw >= CHANNEL_WIDTH_80) {
if (tx_stream_num == 1)
rate_id_idx = PHYDM_ARFR1_AC_1SS;
else if (tx_stream_num == 2)
rate_id_idx = PHYDM_ARFR0_AC_2SS;
else if (tx_stream_num == 3)
rate_id_idx = PHYDM_ARFR4_AC_3SS;
else if (tx_stream_num == 4)
rate_id_idx = PHYDM_ARFR6_AC_4SS;
} else {
if (tx_stream_num == 1) {
if (dm->support_ic_type & PHYDM_IC_RATEID_IDX_TYPE2)
rate_id_idx = PHYDM_TYPE2_ARFR5_AC_2G_1SS;
else
rate_id_idx = PHYDM_ARFR2_AC_2G_1SS;
} else if (tx_stream_num == 2) {
if (dm->support_ic_type & PHYDM_IC_RATEID_IDX_TYPE2)
rate_id_idx = PHYDM_TYPE2_ARFR3_AC_2G_2SS;
else
rate_id_idx = PHYDM_ARFR3_AC_2G_2SS;
} else if (tx_stream_num == 3) {
rate_id_idx = PHYDM_ARFR4_AC_3SS;
} else if (tx_stream_num == 4) {
rate_id_idx = PHYDM_ARFR6_AC_4SS;
}
}
} else {
PHYDM_DBG(dm, DBG_RA, "[Warrning] No rate_id is found\n");
rate_id_idx = 0;
}
PHYDM_DBG(dm, DBG_RA, "Rate_ID=((0x%x))\n", rate_id_idx);
return rate_id_idx;
}
#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT
void phydm_ra_mode_selection(void *dm_void, u8 mode)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct ra_table *ra_tab = &dm->dm_ra_table;
u8 pre_mode = ra_tab->ra_trigger_mode; /* 0:pkt RA, 1:TBTT RA */
if (mode >= 2) {
PHYDM_DBG(dm, DBG_RA, "RA mode selection Fail\n");
} else {
ra_tab->ra_trigger_mode = mode;
PHYDM_DBG(dm, DBG_RA, "RA mode, 0:pkt RA, 1:TBTT RA\n");
PHYDM_DBG(dm, DBG_RA, "PreMode=%d,CurMode=%d\n", pre_mode,
mode);
}
}
#endif
void phydm_ra_h2c(void *dm_void, u8 sta_idx, u8 dis_ra, u8 dis_pt,
u8 no_update_bw, u8 init_ra_lv, u64 ra_mask)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct cmn_sta_info *sta = dm->phydm_sta_info[sta_idx];
struct ra_sta_info *ra = NULL;
u8 h2c_val[H2C_MAX_LENGTH] = {0};
u8 rate_id_idx = 0;
if (is_sta_active(sta)) {
ra = &sta->ra_info;
} else {
PHYDM_DBG(dm, DBG_RA, "[Warning] %s invalid sta_info\n",
__func__);
return;
}
PHYDM_DBG(dm, DBG_RA, "%s ======>\n", __func__);
PHYDM_DBG(dm, DBG_RA, "MACID=%d\n", sta->mac_id);
#ifdef PHYDM_POWER_TRAINING_SUPPORT
if ((dm->support_ability & ODM_BB_PWR_TRAIN) && !dm->is_disable_power_training)
dis_pt = false;
else
dis_pt = true;
#else
dis_pt= true;
#endif
rate_id_idx = ra->rate_id;
/*for compatibility issues with FW RA [PHYDM-405]*/
if (dm->support_ic_type & PHYDM_IC_RATEID_IDX_TYPE2) {
if (rate_id_idx == PHYDM_TYPE2_ARFR5_AC_2G_1SS)
rate_id_idx = PHYDM_ARFR2_AC_2G_1SS;
else if (rate_id_idx == PHYDM_TYPE2_ARFR3_AC_2G_2SS)
rate_id_idx = PHYDM_ARFR3_AC_2G_2SS;
}
h2c_val[0] = sta->mac_id;
h2c_val[1] = (rate_id_idx & 0x1f) | ((init_ra_lv & 0x3) << 5) |
(ra->is_support_sgi << 7);
h2c_val[2] = (u8)((ra->ra_bw_mode) | (((sta->ldpc_en) ? 1 : 0) << 2) |
((no_update_bw & 0x1) << 3) |
(ra->is_vht_enable << 4) |
((dis_pt & 0x1) << 6) | ((dis_ra & 0x1) << 7));
h2c_val[3] = (u8)(ra_mask & 0xff);
h2c_val[4] = (u8)((ra_mask & 0xff00) >> 8);
h2c_val[5] = (u8)((ra_mask & 0xff0000) >> 16);
h2c_val[6] = (u8)((ra_mask & 0xff000000) >> 24);
PHYDM_DBG(dm, DBG_RA, "PHYDM h2c[0x40]=0x%x %x %x %x %x %x %x\n",
h2c_val[6], h2c_val[5], h2c_val[4], h2c_val[3], h2c_val[2],
h2c_val[1], h2c_val[0]);
odm_fill_h2c_cmd(dm, PHYDM_H2C_RA_MASK, H2C_MAX_LENGTH, h2c_val);
#if (defined(PHYDM_COMPILE_ABOVE_3SS))
if (dm->support_ic_type & (PHYDM_IC_ABOVE_3SS)) {
h2c_val[3] = (u8)((ra_mask >> 32) & 0x000000ff);
h2c_val[4] = (u8)(((ra_mask >> 32) & 0x0000ff00) >> 8);
h2c_val[5] = (u8)(((ra_mask >> 32) & 0x00ff0000) >> 16);
h2c_val[6] = (u8)(((ra_mask >> 32) & 0xff000000) >> 24);
PHYDM_DBG(dm, DBG_RA, "h2c[0x46]=0x%x %x %x %x %x %x %x\n",
h2c_val[6], h2c_val[5], h2c_val[4], h2c_val[3],
h2c_val[2], h2c_val[1], h2c_val[0]);
odm_fill_h2c_cmd(dm, PHYDM_RA_MASK_ABOVE_3SS,
H2C_MAX_LENGTH, h2c_val);
}
#endif
}
void phydm_ra_registed(void *dm_void, u8 sta_idx,
/*@index of sta_info array, not MACID*/
u8 rssi_from_assoc)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct ra_table *ra_t = &dm->dm_ra_table;
struct cmn_sta_info *sta = dm->phydm_sta_info[sta_idx];
struct ra_sta_info *ra = NULL;
u8 init_ra_lv = 0;
u64 ra_mask = 0;
/*@SD7 STA_idx != macid*/
/*@SD4,8 STA_idx == macid, */
PHYDM_DBG(dm, DBG_RA_MASK, "%s ======>\n", __func__);
if (is_sta_active(sta)) {
ra = &sta->ra_info;
PHYDM_DBG(dm, DBG_RA_MASK, "sta_idx=%d, macid=%d\n", sta_idx,
sta->mac_id);
} else {
PHYDM_DBG(dm, DBG_RA_MASK, "[Warning] %s invalid STA\n",
__func__);
PHYDM_DBG(dm, DBG_RA_MASK, "sta_idx=%d\n", sta_idx);
return;
}
#if (RTL8188E_SUPPORT == 1) && (RATE_ADAPTIVE_SUPPORT == 1)
if (dm->support_ic_type == ODM_RTL8188E)
ra->rate_id = phydm_get_rate_id_88e(dm, sta_idx);
else
#endif
{
ra->rate_id = phydm_get_rate_id(dm, sta_idx);
}
ra_mask = phydm_get_bb_mod_ra_mask(dm, sta_idx);
PHYDM_DBG(dm, DBG_RA_MASK, "rssi_assoc=%d\n", rssi_from_assoc);
if (rssi_from_assoc > 40)
init_ra_lv = 1;
else if (rssi_from_assoc > 20)
init_ra_lv = 2;
else if (rssi_from_assoc > 1)
init_ra_lv = 3;
else
init_ra_lv = 0;
if (ra_t->record_ra_info)
ra_t->record_ra_info(dm, sta_idx, sta, ra_mask);
#if (RTL8188E_SUPPORT == 1) && (RATE_ADAPTIVE_SUPPORT == 1)
if (dm->support_ic_type == ODM_RTL8188E)
/*@Driver RA*/
phydm_ra_update_8188e(dm, sta_idx, ra->rate_id,
(u32)ra_mask, ra->is_support_sgi);
else
#endif
{
/*@FW RA*/
phydm_ra_h2c(dm, sta_idx, ra->disable_ra, ra->disable_pt, 0,
init_ra_lv, ra_mask);
}
}
void phydm_ra_offline(void *dm_void, u8 sta_idx)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct ra_table *ra_t = &dm->dm_ra_table;
struct cmn_sta_info *sta = dm->phydm_sta_info[sta_idx];
struct ra_sta_info *ra = NULL;
if (is_sta_active(sta)) {
ra = &sta->ra_info;
} else {
PHYDM_DBG(dm, DBG_RA, "[Warning] %s invalid STA\n", __func__);
return;
}
PHYDM_DBG(dm, DBG_RA, "%s ======>\n", __func__);
PHYDM_DBG(dm, DBG_RA, "MACID=%d\n", sta->mac_id);
odm_memory_set(dm, &ra->rate_id, 0, sizeof(struct ra_sta_info));
ra->disable_ra = 1;
ra->disable_pt = 1;
if (ra_t->record_ra_info)
ra_t->record_ra_info(dm, sta->mac_id, sta, 0);
if (dm->support_ic_type != ODM_RTL8188E)
phydm_ra_h2c(dm, sta->mac_id, 1, 1, 0, 0, 0);
}
void phydm_ra_mask_watchdog(void *dm_void)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct ra_table *ra_t = &dm->dm_ra_table;
struct cmn_sta_info *sta = NULL;
struct ra_sta_info *ra = NULL;
boolean force_ra_mask_en = false;
u8 sta_idx;
u64 ra_mask;
u8 rssi_lv_new;
u8 rssi = 0;
if (!(dm->support_ability & ODM_BB_RA_MASK))
return;
if (!dm->is_linked || (dm->phydm_sys_up_time % 2) == 1)
return;
PHYDM_DBG(dm, DBG_RA_MASK, "%s ======>\n", __func__);
ra_t->up_ramask_cnt++;
if (ra_t->up_ramask_cnt >= FORCED_UPDATE_RAMASK_PERIOD) {
ra_t->up_ramask_cnt = 0;
force_ra_mask_en = true;
}
for (sta_idx = 0; sta_idx < ODM_ASSOCIATE_ENTRY_NUM; sta_idx++) {
sta = dm->phydm_sta_info[sta_idx];
if (!is_sta_active(sta))
continue;
ra = &sta->ra_info;
if (ra->disable_ra)
continue;
PHYDM_DBG(dm, DBG_RA_MASK, "sta_idx=%d, macid=%d\n", sta_idx,
sta->mac_id);
rssi = (u8)(sta->rssi_stat.rssi);
/*@to be modified*/
#if ((RTL8812A_SUPPORT == 1) || (RTL8821A_SUPPORT == 1))
if (dm->support_ic_type == ODM_RTL8812 ||
(dm->support_ic_type == ODM_RTL8821 &&
dm->cut_version == ODM_CUT_A)
) {
if (rssi < ra_t->ldpc_thres) {
/*@LDPC TX enable*/
#if (DM_ODM_SUPPORT_TYPE == ODM_CE)
set_ra_ldpc_8812(sta, true);
#elif (DM_ODM_SUPPORT_TYPE == ODM_WIN)
MgntSet_TX_LDPC(dm->adapter, sta->mac_id, true);
#elif (DM_ODM_SUPPORT_TYPE == ODM_AP)
/*to be added*/
#endif
PHYDM_DBG(dm, DBG_RA_MASK,
"RSSI=%d, ldpc_en =TRUE\n", rssi);
} else if (rssi > (ra_t->ldpc_thres + 3)) {
/*@LDPC TX disable*/
#if (DM_ODM_SUPPORT_TYPE == ODM_CE)
set_ra_ldpc_8812(sta, false);
#elif (DM_ODM_SUPPORT_TYPE == ODM_WIN)
MgntSet_TX_LDPC(dm->adapter, sta->mac_id, false);
#elif (DM_ODM_SUPPORT_TYPE == ODM_AP)
/*to be added*/
#endif
PHYDM_DBG(dm, DBG_RA_MASK,
"RSSI=%d, ldpc_en =FALSE\n", rssi);
}
}
#endif
rssi_lv_new = phydm_rssi_lv_dec(dm, (u32)rssi, ra->rssi_level);
if (ra->rssi_level != rssi_lv_new ||
(force_ra_mask_en && dm->number_linked_client < 10)) {
PHYDM_DBG(dm, DBG_RA_MASK, "RSSI LV:((%d))->((%d))\n",
ra->rssi_level, rssi_lv_new);
ra->rssi_level = rssi_lv_new;
ra_mask = phydm_get_bb_mod_ra_mask(dm, sta_idx);
if (ra_t->record_ra_info)
ra_t->record_ra_info(dm, sta_idx, sta, ra_mask);
#if (RTL8188E_SUPPORT) && (RATE_ADAPTIVE_SUPPORT)
if (dm->support_ic_type == ODM_RTL8188E)
/*@Driver RA*/
phydm_ra_update_8188e(dm, sta_idx, ra->rate_id,
(u32)ra_mask,
ra->is_support_sgi);
else
#endif
{
/*@FW RA*/
phydm_ra_h2c(dm, sta_idx, ra->disable_ra,
ra->disable_pt, 1, 0, ra_mask);
}
}
}
}
u8 phydm_vht_en_mapping(void *dm_void, u32 wireless_mode)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
u8 vht_en_out = 0;
if (wireless_mode == PHYDM_WIRELESS_MODE_AC_5G ||
wireless_mode == PHYDM_WIRELESS_MODE_AC_24G ||
wireless_mode == PHYDM_WIRELESS_MODE_AC_ONLY)
vht_en_out = 1;
PHYDM_DBG(dm, DBG_RA, "wireless_mode= (( 0x%x )), VHT_EN= (( %d ))\n",
wireless_mode, vht_en_out);
return vht_en_out;
}
u8 phydm_rftype2rateid_2g_n20(void *dm_void, u8 rf_type)
{
u8 rate_id_idx = 0;
if (rf_type == RF_1T1R)
rate_id_idx = PHYDM_BGN_20M_1SS;
else if (rf_type == RF_2T2R)
rate_id_idx = PHYDM_BGN_20M_2SS;
else if (rf_type == RF_3T3R)
rate_id_idx = PHYDM_ARFR5_N_3SS;
else
rate_id_idx = PHYDM_ARFR7_N_4SS;
return rate_id_idx;
}
u8 phydm_rftype2rateid_2g_n40(void *dm_void, u8 rf_type)
{
u8 rate_id_idx = 0;
if (rf_type == RF_1T1R)
rate_id_idx = PHYDM_BGN_40M_1SS;
else if (rf_type == RF_2T2R)
rate_id_idx = PHYDM_BGN_40M_2SS;
else if (rf_type == RF_3T3R)
rate_id_idx = PHYDM_ARFR5_N_3SS;
else
rate_id_idx = PHYDM_ARFR7_N_4SS;
return rate_id_idx;
}
u8 phydm_rftype2rateid_5g_n(void *dm_void, u8 rf_type)
{
u8 rate_id_idx = 0;
if (rf_type == RF_1T1R)
rate_id_idx = PHYDM_GN_N1SS;
else if (rf_type == RF_2T2R)
rate_id_idx = PHYDM_GN_N2SS;
else if (rf_type == RF_3T3R)
rate_id_idx = PHYDM_ARFR5_N_3SS;
else
rate_id_idx = PHYDM_ARFR7_N_4SS;
return rate_id_idx;
}
u8 phydm_rftype2rateid_ac80(void *dm_void, u8 rf_type)
{
u8 rate_id_idx = 0;
if (rf_type == RF_1T1R)
rate_id_idx = PHYDM_ARFR1_AC_1SS;
else if (rf_type == RF_2T2R)
rate_id_idx = PHYDM_ARFR0_AC_2SS;
else if (rf_type == RF_3T3R)
rate_id_idx = PHYDM_ARFR4_AC_3SS;
else
rate_id_idx = PHYDM_ARFR6_AC_4SS;
return rate_id_idx;
}
u8 phydm_rftype2rateid_ac40(void *dm_void, u8 rf_type)
{
u8 rate_id_idx = 0;
if (rf_type == RF_1T1R)
rate_id_idx = PHYDM_ARFR2_AC_2G_1SS;
else if (rf_type == RF_2T2R)
rate_id_idx = PHYDM_ARFR3_AC_2G_2SS;
else if (rf_type == RF_3T3R)
rate_id_idx = PHYDM_ARFR4_AC_3SS;
else
rate_id_idx = PHYDM_ARFR6_AC_4SS;
return rate_id_idx;
}
u8 phydm_rate_id_mapping(void *dm_void, u32 wireless_mode, u8 rf_type, u8 bw)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
u8 rate_id_idx = 0;
PHYDM_DBG(dm, DBG_RA,
"wireless_mode= (( 0x%x )), rf_type = (( 0x%x )), BW = (( 0x%x ))\n",
wireless_mode, rf_type, bw);
switch (wireless_mode) {
case PHYDM_WIRELESS_MODE_N_24G:
if (bw == CHANNEL_WIDTH_40)
rate_id_idx = phydm_rftype2rateid_2g_n40(dm, rf_type);
else
rate_id_idx = phydm_rftype2rateid_2g_n20(dm, rf_type);
break;
case PHYDM_WIRELESS_MODE_N_5G:
rate_id_idx = phydm_rftype2rateid_5g_n(dm, rf_type);
break;
case PHYDM_WIRELESS_MODE_G:
rate_id_idx = PHYDM_BG;
break;
case PHYDM_WIRELESS_MODE_A:
rate_id_idx = PHYDM_G;
break;
case PHYDM_WIRELESS_MODE_B:
rate_id_idx = PHYDM_B_20M;
break;
case PHYDM_WIRELESS_MODE_AC_5G:
case PHYDM_WIRELESS_MODE_AC_ONLY:
rate_id_idx = phydm_rftype2rateid_ac80(dm, rf_type);
break;
case PHYDM_WIRELESS_MODE_AC_24G:
/*@Becareful to set "Lowest rate" while using PHYDM_ARFR4_AC_3SS in 2.4G/5G*/
if (bw >= CHANNEL_WIDTH_80)
rate_id_idx = phydm_rftype2rateid_ac80(dm, rf_type);
else
rate_id_idx = phydm_rftype2rateid_ac40(dm, rf_type);
break;
default:
rate_id_idx = 0;
break;
}
PHYDM_DBG(dm, DBG_RA, "RA rate ID = (( 0x%x ))\n", rate_id_idx);
return rate_id_idx;
}
u8 phydm_rssi_lv_dec(void *dm_void, u32 rssi, u8 ratr_state)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
/*@MCS0 ~ MCS4 , VHT1SS MCS0 ~ MCS4 , G 6M~24M*/
u8 rssi_lv_t[RA_FLOOR_TABLE_SIZE] = {20, 34, 38, 42, 46, 50, 100};
u8 new_rssi_lv = 0;
u8 i;
PHYDM_DBG(dm, DBG_RA_MASK,
"curr RA level=(%d), Table_ori=[%d, %d, %d, %d, %d, %d]\n",
ratr_state, rssi_lv_t[0], rssi_lv_t[1], rssi_lv_t[2],
rssi_lv_t[3], rssi_lv_t[4], rssi_lv_t[5]);
for (i = 0; i < RA_FLOOR_TABLE_SIZE; i++) {
if (i >= (ratr_state))
rssi_lv_t[i] += RA_FLOOR_UP_GAP;
}
PHYDM_DBG(dm, DBG_RA_MASK,
"RSSI=(%d), Table_mod=[%d, %d, %d, %d, %d, %d]\n", rssi,
rssi_lv_t[0], rssi_lv_t[1], rssi_lv_t[2], rssi_lv_t[3],
rssi_lv_t[4], rssi_lv_t[5]);
for (i = 0; i < RA_FLOOR_TABLE_SIZE; i++) {
if (rssi < rssi_lv_t[i]) {
new_rssi_lv = i;
break;
}
}
return new_rssi_lv;
}
enum phydm_qam_order phydm_get_ofdm_qam_order(void *dm_void, u8 rate_idx)
{
u8 tmp_idx = rate_idx;
enum phydm_qam_order qam_order = PHYDM_QAM_BPSK;
enum phydm_qam_order qam[10] = {PHYDM_QAM_BPSK, PHYDM_QAM_QPSK,
PHYDM_QAM_QPSK, PHYDM_QAM_16QAM,
PHYDM_QAM_16QAM, PHYDM_QAM_64QAM,
PHYDM_QAM_64QAM, PHYDM_QAM_64QAM,
PHYDM_QAM_256QAM, PHYDM_QAM_256QAM};
if (rate_idx <= ODM_RATE11M)
return PHYDM_QAM_CCK;
if (rate_idx >= ODM_RATEVHTSS1MCS0) {
if (rate_idx >= ODM_RATEVHTSS4MCS0)
tmp_idx -= ODM_RATEVHTSS4MCS0;
else if (rate_idx >= ODM_RATEVHTSS3MCS0)
tmp_idx -= ODM_RATEVHTSS3MCS0;
else if (rate_idx >= ODM_RATEVHTSS2MCS0)
tmp_idx -= ODM_RATEVHTSS2MCS0;
else
tmp_idx -= ODM_RATEVHTSS1MCS0;
qam_order = qam[tmp_idx];
} else if (rate_idx >= ODM_RATEMCS0) {
if (rate_idx >= ODM_RATEMCS24)
tmp_idx -= ODM_RATEMCS24;
else if (rate_idx >= ODM_RATEMCS16)
tmp_idx -= ODM_RATEMCS16;
else if (rate_idx >= ODM_RATEMCS8)
tmp_idx -= ODM_RATEMCS8;
else
tmp_idx -= ODM_RATEMCS0;
qam_order = qam[tmp_idx];
} else {
if (rate_idx > ODM_RATE6M) {
tmp_idx -= ODM_RATE6M;
qam_order = qam[tmp_idx - 1];
} else {
qam_order = PHYDM_QAM_BPSK;
}
}
return qam_order;
}
u8 phydm_rate_order_compute(void *dm_void, u8 rate_idx)
{
u8 rate_order = rate_idx & 0x7f;
rate_idx &= 0x7f;
if (rate_idx >= ODM_RATEVHTSS4MCS0)
rate_order -= ODM_RATEVHTSS4MCS0;
else if (rate_idx >= ODM_RATEVHTSS3MCS0)
rate_order -= ODM_RATEVHTSS3MCS0;
else if (rate_idx >= ODM_RATEVHTSS2MCS0)
rate_order -= ODM_RATEVHTSS2MCS0;
else if (rate_idx >= ODM_RATEVHTSS1MCS0)
rate_order -= ODM_RATEVHTSS1MCS0;
else if (rate_idx >= ODM_RATEMCS24)
rate_order -= ODM_RATEMCS24;
else if (rate_idx >= ODM_RATEMCS16)
rate_order -= ODM_RATEMCS16;
else if (rate_idx >= ODM_RATEMCS8)
rate_order -= ODM_RATEMCS8;
else if (rate_idx >= ODM_RATEMCS0)
rate_order -= ODM_RATEMCS0;
else if (rate_idx >= ODM_RATE6M)
rate_order -= ODM_RATE6M;
else
rate_order -= ODM_RATE1M;
if (rate_idx >= ODM_RATEMCS0)
rate_order++;
return rate_order;
}
#if (DM_ODM_SUPPORT_TYPE == ODM_CE)
u8 phydm_rate2ss(void *dm_void, u8 rate_idx)
{
u8 ret = 0xff;
u8 i, j;
u8 search_idx;
u32 ss_mapping_tab[4][3] = {{0x00000000, 0x003ff000, 0x000ff000},
{0x00000000, 0xffc00000, 0x0ff00000},
{0x000003ff, 0x0000000f, 0xf0000000},
{0x000ffc00, 0x00000ff0, 0x00000000} };
if (rate_idx < 32) {
search_idx = rate_idx;
j = 0;
} else if (rate_idx < 64) {
search_idx = rate_idx - 32;
j = 1;
} else {
search_idx = rate_idx - 64;
j = 2;
}
for (i = 0; i < 4; i++)
if (ss_mapping_tab[i][j] & BIT(search_idx))
ret = i;
return ret;
}
u8 phydm_rate2plcp(void *dm_void, u8 rate_idx)
{
u8 rate2ss = 0;
u8 ltftime = 0;
u8 plcptime = 0xff;
if (rate_idx < ODM_RATE6M) {
plcptime = 192;
/* @CCK PLCP = 192us (long preamble) */
} else if (rate_idx < ODM_RATEMCS0) {
plcptime = 20;
/* @LegOFDM PLCP = 20us */
} else {
if (rate_idx < ODM_RATEVHTSS1MCS0)
plcptime = 32;
/* @HT mode PLCP = 20us + 12us + 4us x Nss */
else
plcptime = 36;
/* VHT mode PLCP = 20us + 16us + 4us x Nss */
rate2ss = phydm_rate2ss(dm_void, rate_idx);
if (rate2ss != 0xff)
ltftime = (rate2ss + 1) * 4;
else
return 0xff;
plcptime += ltftime;
}
return plcptime;
}
u8 phydm_get_plcp(void *dm_void, u16 macid)
{
u8 plcp_time = 0;
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct cmn_sta_info *sta = NULL;
struct ra_sta_info *ra = NULL;
sta = dm->phydm_sta_info[macid];
ra = &sta->ra_info;
plcp_time = phydm_rate2plcp(dm, ra->curr_tx_rate);
return plcp_time;
}
#endif
void phydm_ra_common_info_update(void *dm_void)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct ra_table *ra_tab = &dm->dm_ra_table;
struct cmn_sta_info *sta = NULL;
u16 macid;
u8 rate_order_tmp;
u8 rate_idx = 0;
u8 cnt = 0;
ra_tab->highest_client_tx_order = 0;
ra_tab->power_tracking_flag = 1;
if (!dm->number_linked_client)
return;
for (macid = 0; macid < ODM_ASSOCIATE_ENTRY_NUM; macid++) {
sta = dm->phydm_sta_info[macid];
if (!is_sta_active(sta))
continue;
rate_idx = sta->ra_info.curr_tx_rate & 0x7f;
rate_order_tmp = phydm_rate_order_compute(dm, rate_idx);
if (rate_order_tmp >= ra_tab->highest_client_tx_order) {
ra_tab->highest_client_tx_order = rate_order_tmp;
ra_tab->highest_client_tx_rate_order = macid;
}
cnt++;
if (cnt == dm->number_linked_client)
break;
}
PHYDM_DBG(dm, DBG_RA,
"MACID[%d], Highest Tx order Update for power traking: %d\n",
ra_tab->highest_client_tx_rate_order,
ra_tab->highest_client_tx_order);
}
void phydm_rrsr_set_register(void *dm_void, u32 rrsr_val)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
odm_set_mac_reg(dm, R_0x440, 0xfffff, rrsr_val);
}
void phydm_masked_rrsr_set_register(void *dm_void, u32 rrsr_val)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct ra_table *ra_tab = &dm->dm_ra_table;
if (ra_tab->rrsr_val_curr == rrsr_val)
return;
ra_tab->rrsr_val_curr = rrsr_val;
odm_set_mac_reg(dm, R_0x440, 0xfffff, rrsr_val);
}
void phydm_rrsr_mask(void *dm_void)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct ra_table *ra = &dm->dm_ra_table;
struct cmn_sta_info *sta = NULL;
u8 rate_order = 0;
u8 rate_order_min = 0xff;
u32 rrsr_mask = 0, rrsr_mask_ofdm = 0;
u8 tx_rate_idx = 0;
u8 i = 0, sta_cnt = 0;
if (!ra->dynamic_rrsr_en)
return;
if (!dm->is_linked) {
phydm_masked_rrsr_set_register(dm, ra->rrsr_val_init);
return;
}
#if 1
for (i = 0; i < ODM_ASSOCIATE_ENTRY_NUM; i++) {
sta = dm->phydm_sta_info[i];
if (!is_sta_active(sta))
continue;
sta_cnt++;
tx_rate_idx = sta->ra_info.curr_tx_rate & 0x7f;
rate_order = phydm_rate_order_compute(dm, tx_rate_idx);
if (rate_order < rate_order_min)
rate_order_min = rate_order;
if (sta_cnt == dm->number_linked_client)
break;
}
#else
sta = dm->phydm_sta_info[dm->rssi_min_macid];
if (!is_sta_active(sta)) {
PHYDM_DBG(dm, DBG_DYN_ARFR, "[Warning] %s invalid STA\n",
__func__);
return;
}
rate_order = phydm_rate_order_compute(dm, sta->ra_info.curr_tx_rate);
#endif
if (rate_order_min == 0) {
rrsr_mask = 0x1f;
} else {
rrsr_mask_ofdm = (u32)phydm_gen_bitmask(rate_order_min);
rrsr_mask = (rrsr_mask_ofdm << 4) | 0xf;
}
/*ra->rrsr_val_init = 0x15d;*/
phydm_masked_rrsr_set_register(dm, ra->rrsr_val_init & rrsr_mask);
PHYDM_DBG(dm, DBG_DYN_ARFR,
"tx{rate, rate_order_min}={0x%x, %d}, rrsr_init=0x%x, ofdm_rrsr_mask=0x%x, rrsr_val=0x%x\n",
tx_rate_idx, rate_order_min, ra->rrsr_val_init,
rrsr_mask, ra->rrsr_val_curr);
}
void phydm_ra_info_watchdog(void *dm_void)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
phydm_ra_common_info_update(dm);
phydm_ra_dynamic_retry_count(dm);
phydm_rrsr_mask(dm);
phydm_ra_mask_watchdog(dm);
#if (DM_ODM_SUPPORT_TYPE == ODM_WIN)
odm_refresh_basic_rate_mask(dm);
#endif
}
void phydm_rrsr_en(void *dm_void, boolean en_rrsr)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct ra_table *ra_tab = &dm->dm_ra_table;
ra_tab->dynamic_rrsr_en = en_rrsr;
}
void phydm_arfr_table_init(void *dm_void)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
if (dm->support_ic_type & PHYDM_IC_RATEID_IDX_TYPE2) {
/*ARFR table3(2.4g ac 2ss) for rate_id = 16*/
odm_set_mac_reg(dm, R_0x494, MASKDWORD, 0xfe01f015);
odm_set_mac_reg(dm, R_0x498, MASKDWORD, 0x40000000);
/*ARFR table5(2.4g ac 1ss) for rate_id = 18*/
odm_set_mac_reg(dm, R_0x4a4, MASKDWORD, 0x3ff015);
odm_set_mac_reg(dm, R_0x4a8, MASKDWORD, 0x40000000);
}
}
void phydm_ra_info_init(void *dm_void)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct ra_table *ra_tab = &dm->dm_ra_table;
ra_tab->highest_client_tx_rate_order = 0;
ra_tab->highest_client_tx_order = 0;
ra_tab->ra_th_ofst = 0;
ra_tab->ra_ofst_direc = 0;
ra_tab->rrsr_val_init = odm_get_mac_reg(dm, R_0x440, MASKDWORD);
ra_tab->dynamic_rrsr_en = false;
ra_tab->ra_trigger_mode = 1; // default TBTT RA
ra_tab->ra_tx_cls_th = 255;
#if (RTL8822B_SUPPORT == 1)
if (dm->support_ic_type == ODM_RTL8822B) {
u32 ret_value;
ret_value = odm_get_mac_reg(dm, R_0x4c8, MASKBYTE2);
odm_set_mac_reg(dm, R_0x4cc, MASKBYTE3, (ret_value - 1));
}
#endif
#if 0 /*@CONFIG_RA_DYNAMIC_RTY_LIMIT*/
phydm_ra_dynamic_retry_limit_init(dm);
#endif
#if 0 /*@CONFIG_RA_DYNAMIC_RATE_ID*/
phydm_ra_dynamic_rate_id_init(dm);
#endif
phydm_arfr_table_init(dm);
phydm_rate_adaptive_mask_init(dm);
}
u8 odm_find_rts_rate(void *dm_void, u8 tx_rate, boolean is_erp_protect)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
u8 rts_ini_rate = ODM_RATE6M;
if (is_erp_protect) { /* use CCK rate as RTS*/
rts_ini_rate = ODM_RATE1M;
} else {
switch (tx_rate) {
case ODM_RATEVHTSS4MCS9:
case ODM_RATEVHTSS4MCS8:
case ODM_RATEVHTSS4MCS7:
case ODM_RATEVHTSS4MCS6:
case ODM_RATEVHTSS4MCS5:
case ODM_RATEVHTSS4MCS4:
case ODM_RATEVHTSS4MCS3:
case ODM_RATEVHTSS3MCS9:
case ODM_RATEVHTSS3MCS8:
case ODM_RATEVHTSS3MCS7:
case ODM_RATEVHTSS3MCS6:
case ODM_RATEVHTSS3MCS5:
case ODM_RATEVHTSS3MCS4:
case ODM_RATEVHTSS3MCS3:
case ODM_RATEVHTSS2MCS9:
case ODM_RATEVHTSS2MCS8:
case ODM_RATEVHTSS2MCS7:
case ODM_RATEVHTSS2MCS6:
case ODM_RATEVHTSS2MCS5:
case ODM_RATEVHTSS2MCS4:
case ODM_RATEVHTSS2MCS3:
case ODM_RATEVHTSS1MCS9:
case ODM_RATEVHTSS1MCS8:
case ODM_RATEVHTSS1MCS7:
case ODM_RATEVHTSS1MCS6:
case ODM_RATEVHTSS1MCS5:
case ODM_RATEVHTSS1MCS4:
case ODM_RATEVHTSS1MCS3:
case ODM_RATEMCS31:
case ODM_RATEMCS30:
case ODM_RATEMCS29:
case ODM_RATEMCS28:
case ODM_RATEMCS27:
case ODM_RATEMCS23:
case ODM_RATEMCS22:
case ODM_RATEMCS21:
case ODM_RATEMCS20:
case ODM_RATEMCS19:
case ODM_RATEMCS15:
case ODM_RATEMCS14:
case ODM_RATEMCS13:
case ODM_RATEMCS12:
case ODM_RATEMCS11:
case ODM_RATEMCS7:
case ODM_RATEMCS6:
case ODM_RATEMCS5:
case ODM_RATEMCS4:
case ODM_RATEMCS3:
case ODM_RATE54M:
case ODM_RATE48M:
case ODM_RATE36M:
case ODM_RATE24M:
rts_ini_rate = ODM_RATE24M;
break;
case ODM_RATEVHTSS4MCS2:
case ODM_RATEVHTSS4MCS1:
case ODM_RATEVHTSS3MCS2:
case ODM_RATEVHTSS3MCS1:
case ODM_RATEVHTSS2MCS2:
case ODM_RATEVHTSS2MCS1:
case ODM_RATEVHTSS1MCS2:
case ODM_RATEVHTSS1MCS1:
case ODM_RATEMCS26:
case ODM_RATEMCS25:
case ODM_RATEMCS18:
case ODM_RATEMCS17:
case ODM_RATEMCS10:
case ODM_RATEMCS9:
case ODM_RATEMCS2:
case ODM_RATEMCS1:
case ODM_RATE18M:
case ODM_RATE12M:
rts_ini_rate = ODM_RATE12M;
break;
case ODM_RATEVHTSS4MCS0:
case ODM_RATEVHTSS3MCS0:
case ODM_RATEVHTSS2MCS0:
case ODM_RATEVHTSS1MCS0:
case ODM_RATEMCS24:
case ODM_RATEMCS16:
case ODM_RATEMCS8:
case ODM_RATEMCS0:
case ODM_RATE9M:
case ODM_RATE6M:
rts_ini_rate = ODM_RATE6M;
break;
case ODM_RATE11M:
case ODM_RATE5_5M:
case ODM_RATE2M:
case ODM_RATE1M:
rts_ini_rate = ODM_RATE1M;
break;
default:
rts_ini_rate = ODM_RATE6M;
break;
}
}
if (*dm->band_type == ODM_BAND_5G) {
if (rts_ini_rate < ODM_RATE6M)
rts_ini_rate = ODM_RATE6M;
}
return rts_ini_rate;
}
#if (DM_ODM_SUPPORT_TYPE == ODM_WIN)
void odm_refresh_basic_rate_mask(
void *dm_void)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
void *adapter = dm->adapter;
static u8 stage = 0;
u8 cur_stage = 0;
OCTET_STRING os_rate_set;
PMGNT_INFO mgnt_info = GetDefaultMgntInfo(((PADAPTER)adapter));
u8 rate_set[5] = {MGN_1M, MGN_2M, MGN_5_5M, MGN_11M, MGN_6M};
if (dm->support_ic_type != ODM_RTL8812 && dm->support_ic_type != ODM_RTL8821)
return;
if (dm->is_linked == false) /* unlink Default port information */
cur_stage = 0;
else if (dm->rssi_min < 40) /* @link RSSI < 40% */
cur_stage = 1;
else if (dm->rssi_min > 45) /* @link RSSI > 45% */
cur_stage = 3;
else
cur_stage = 2; /* @link 25% <= RSSI <= 30% */
if (cur_stage != stage) {
if (cur_stage == 1) {
FillOctetString(os_rate_set, rate_set, 5);
FilterSupportRate(mgnt_info->mBrates, &os_rate_set, false);
phydm_set_hw_reg_handler_interface(dm, HW_VAR_BASIC_RATE, (u8 *)&os_rate_set);
} else if (cur_stage == 3 && (stage == 1 || stage == 2))
phydm_set_hw_reg_handler_interface(dm, HW_VAR_BASIC_RATE, (u8 *)(&mgnt_info->mBrates));
}
stage = cur_stage;
}
#endif
#if 0 /*@CONFIG_RA_DYNAMIC_RTY_LIMIT*/
void phydm_retry_limit_table_bound(
void *dm_void,
u8 *retry_limit,
u8 offset)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct ra_table *ra_tab = &dm->dm_ra_table;
if (*retry_limit > offset) {
*retry_limit -= offset;
if (*retry_limit < ra_tab->retrylimit_low)
*retry_limit = ra_tab->retrylimit_low;
else if (*retry_limit > ra_tab->retrylimit_high)
*retry_limit = ra_tab->retrylimit_high;
} else
*retry_limit = ra_tab->retrylimit_low;
}
void phydm_reset_retry_limit_table(
void *dm_void)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct ra_table *ra_t = &dm->dm_ra_table;
u8 i;
u8 per_rate_retrylimit_table_20M[ODM_RATEMCS15 + 1] = {
1, 1, 2, 4, /*@CCK*/
2, 2, 4, 6, 8, 12, 16, 18, /*OFDM*/
2, 4, 6, 8, 12, 18, 20, 22, /*@20M HT-1SS*/
2, 4, 6, 8, 12, 18, 20, 22 /*@20M HT-2SS*/
};
u8 per_rate_retrylimit_table_40M[ODM_RATEMCS15 + 1] = {
1, 1, 2, 4, /*@CCK*/
2, 2, 4, 6, 8, 12, 16, 18, /*OFDM*/
4, 8, 12, 16, 24, 32, 32, 32, /*@40M HT-1SS*/
4, 8, 12, 16, 24, 32, 32, 32 /*@40M HT-2SS*/
};
memcpy(&ra_t->per_rate_retrylimit_20M[0],
&per_rate_retrylimit_table_20M[0], PHY_NUM_RATE_IDX);
memcpy(&ra_t->per_rate_retrylimit_40M[0],
&per_rate_retrylimit_table_40M[0], PHY_NUM_RATE_IDX);
for (i = 0; i < PHY_NUM_RATE_IDX; i++) {
phydm_retry_limit_table_bound(dm,
&ra_t->per_rate_retrylimit_20M[i],
0);
phydm_retry_limit_table_bound(dm,
&ra_t->per_rate_retrylimit_40M[i],
0);
}
}
void phydm_ra_dynamic_retry_limit_init(
void *dm_void)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct ra_table *ra_tab = &dm->dm_ra_table;
ra_tab->retry_descend_num = RA_RETRY_DESCEND_NUM;
ra_tab->retrylimit_low = RA_RETRY_LIMIT_LOW;
ra_tab->retrylimit_high = RA_RETRY_LIMIT_HIGH;
phydm_reset_retry_limit_table(dm);
}
void phydm_ra_dynamic_retry_limit(
void *dm_void)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct ra_table *ra_tab = &dm->dm_ra_table;
u8 i, retry_offset;
u32 ma_rx_tp;
if (dm->pre_number_active_client == dm->number_active_client) {
PHYDM_DBG(dm, DBG_RA,
"pre_number_active_client == number_active_client\n");
return;
} else {
if (dm->number_active_client == 1) {
phydm_reset_retry_limit_table(dm);
PHYDM_DBG(dm, DBG_RA,
"one client only->reset to default value\n");
} else {
retry_offset = dm->number_active_client * ra_tab->retry_descend_num;
for (i = 0; i < PHY_NUM_RATE_IDX; i++) {
phydm_retry_limit_table_bound(dm,
&ra_tab->per_rate_retrylimit_20M[i],
retry_offset);
phydm_retry_limit_table_bound(dm,
&ra_tab->per_rate_retrylimit_40M[i],
retry_offset);
}
}
}
}
#endif
#if 0 /*@CONFIG_RA_DYNAMIC_RATE_ID*/
void phydm_ra_dynamic_rate_id_on_assoc(
void *dm_void,
u8 wireless_mode,
u8 init_rate_id)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
PHYDM_DBG(dm, DBG_RA,
"[ON ASSOC] rf_mode = ((0x%x)), wireless_mode = ((0x%x)), init_rate_id = ((0x%x))\n",
dm->rf_type, wireless_mode, init_rate_id);
if (dm->rf_type == RF_2T2R || dm->rf_type == RF_2T3R || dm->rf_type == RF_2T4R) {
if ((dm->support_ic_type & (ODM_RTL8812 | ODM_RTL8192E)) &&
(wireless_mode & (ODM_WM_N24G | ODM_WM_N5G))) {
PHYDM_DBG(dm, DBG_RA,
"[ON ASSOC] set N-2SS ARFR5 table\n");
odm_set_mac_reg(dm, R_0x4a4, MASKDWORD, 0xfc1ffff); /*N-2SS, ARFR5, rate_id = 0xe*/
odm_set_mac_reg(dm, R_0x4a8, MASKDWORD, 0x0); /*N-2SS, ARFR5, rate_id = 0xe*/
} else if ((dm->support_ic_type & (ODM_RTL8812)) &&
(wireless_mode & (ODM_WM_AC_5G | ODM_WM_AC_24G | ODM_WM_AC_ONLY))) {
PHYDM_DBG(dm, DBG_RA,
"[ON ASSOC] set AC-2SS ARFR0 table\n");
odm_set_mac_reg(dm, R_0x444, MASKDWORD, 0x0fff); /*@AC-2SS, ARFR0, rate_id = 0x9*/
odm_set_mac_reg(dm, R_0x448, MASKDWORD, 0xff01f000); /*@AC-2SS, ARFR0, rate_id = 0x9*/
}
}
}
void phydm_ra_dynamic_rate_id_init(
void *dm_void)
{
struct dm_struct *dm = (struct dm_struct *)dm_void;
if (dm->support_ic_type & (ODM_RTL8812 | ODM_RTL8192E)) {
odm_set_mac_reg(dm, R_0x4a4, MASKDWORD, 0xfc1ffff); /*N-2SS, ARFR5, rate_id = 0xe*/
odm_set_mac_reg(dm, R_0x4a8, MASKDWORD, 0x0); /*N-2SS, ARFR5, rate_id = 0xe*/
odm_set_mac_reg(dm, R_0x444, MASKDWORD, 0x0fff); /*@AC-2SS, ARFR0, rate_id = 0x9*/
odm_set_mac_reg(dm, R_0x448, MASKDWORD, 0xff01f000); /*@AC-2SS, ARFR0, rate_id = 0x9*/
}
}
void phydm_update_rate_id(
void *dm_void,
u8 rate,
u8 platform_macid)
{
#if 0
struct dm_struct *dm = (struct dm_struct *)dm_void;
struct ra_table *ra_tab = &dm->dm_ra_table;
u8 current_tx_ss;
u8 rate_idx = rate & 0x7f; /*remove bit7 SGI*/
enum wireless_set wireless_set;
u8 phydm_macid;
struct cmn_sta_info *sta;
#if 0
if (rate_idx >= ODM_RATEVHTSS2MCS0) {
PHYDM_DBG(dm, DBG_RA, "rate[%d]: (( VHT2SS-MCS%d ))\n",
platform_macid, (rate_idx - ODM_RATEVHTSS2MCS0));
/*@dummy for SD4 check patch*/
} else if (rate_idx >= ODM_RATEVHTSS1MCS0) {
PHYDM_DBG(dm, DBG_RA, "rate[%d]: (( VHT1SS-MCS%d ))\n",
platform_macid, (rate_idx - ODM_RATEVHTSS1MCS0));
/*@dummy for SD4 check patch*/
} else if (rate_idx >= ODM_RATEMCS0) {
PHYDM_DBG(dm, DBG_RA, "rate[%d]: (( HT-MCS%d ))\n",
platform_macid, (rate_idx - ODM_RATEMCS0));
/*@dummy for SD4 check patch*/
} else {
PHYDM_DBG(dm, DBG_RA, "rate[%d]: (( HT-MCS%d ))\n",
platform_macid, rate_idx);
/*@dummy for SD4 check patch*/
}
#endif
phydm_macid = dm->phydm_macid_table[platform_macid];
sta = dm->phydm_sta_info[phydm_macid];
if (is_sta_active(sta)) {
wireless_set = sta->support_wireless_set;
if (dm->rf_type == RF_2T2R || dm->rf_type == RF_2T3R || dm->rf_type == RF_2T4R) {
if (wireless_set & WIRELESS_HT) { /*N mode*/
if (rate_idx >= ODM_RATEMCS8 && rate_idx <= ODM_RATEMCS15) { /*@2SS mode*/
sta->ra_info.rate_id = ARFR_5_RATE_ID;
PHYDM_DBG(dm, DBG_RA, "ARFR_5\n");
}
} else if (wireless_set & WIRELESS_VHT) {/*@AC mode*/
if (rate_idx >= ODM_RATEVHTSS2MCS0 && rate_idx <= ODM_RATEVHTSS2MCS9) {/*@2SS mode*/
sta->ra_info.rate_id = ARFR_0_RATE_ID;
PHYDM_DBG(dm, DBG_RA, "ARFR_0\n");
}
} else
sta->ra_info.rate_id = ARFR_0_RATE_ID;
PHYDM_DBG(dm, DBG_RA, "UPdate_RateID[%d]: (( 0x%x ))\n",
platform_macid, sta->ra_info.rate_id);
}
}
#endif
}
#endif
View Git Blame Copy Permalink