mirror of
https://github.com/morrownr/8821cu-20210916.git
synced 2024-09-10 09:06:47 +00:00
186 lines
5.4 KiB
C
186 lines
5.4 KiB
C
/******************************************************************************
|
|
*
|
|
* Copyright(c) 2007 - 2017 Realtek Corporation.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of version 2 of the GNU General Public License as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
*****************************************************************************/
|
|
/*++
|
|
Copyright (c) Realtek Semiconductor Corp. All rights reserved.
|
|
|
|
Module Name:
|
|
HalPwrSeqCmd.c
|
|
|
|
Abstract:
|
|
Implement HW Power sequence configuration CMD handling routine for Realtek devices.
|
|
|
|
Major Change History:
|
|
When Who What
|
|
---------- --------------- -------------------------------
|
|
2011-10-26 Lucas Modify to be compatible with SD4-CE driver.
|
|
2011-07-07 Roger Create.
|
|
|
|
--*/
|
|
#include <HalPwrSeqCmd.h>
|
|
|
|
|
|
/*
|
|
* Description:
|
|
* This routine deal with the Power Configuration CMDs parsing for RTL8723/RTL8188E Series IC.
|
|
*
|
|
* Assumption:
|
|
* We should follow specific format which was released from HW SD.
|
|
*
|
|
* 2011.07.07, added by Roger.
|
|
* */
|
|
u8 HalPwrSeqCmdParsing(
|
|
PADAPTER padapter,
|
|
u8 CutVersion,
|
|
u8 FabVersion,
|
|
u8 InterfaceType,
|
|
WLAN_PWR_CFG PwrSeqCmd[])
|
|
{
|
|
WLAN_PWR_CFG PwrCfgCmd = {0};
|
|
u8 bPollingBit = _FALSE;
|
|
u8 bHWICSupport = _FALSE;
|
|
u32 AryIdx = 0;
|
|
u8 value = 0;
|
|
u32 offset = 0;
|
|
u8 flag = 0;
|
|
u32 pollingCount = 0; /* polling autoload done. */
|
|
u32 maxPollingCnt = 5000;
|
|
|
|
do {
|
|
PwrCfgCmd = PwrSeqCmd[AryIdx];
|
|
|
|
|
|
/* 2 Only Handle the command whose FAB, CUT, and Interface are matched */
|
|
if ((GET_PWR_CFG_FAB_MASK(PwrCfgCmd) & FabVersion) &&
|
|
(GET_PWR_CFG_CUT_MASK(PwrCfgCmd) & CutVersion) &&
|
|
(GET_PWR_CFG_INTF_MASK(PwrCfgCmd) & InterfaceType)) {
|
|
switch (GET_PWR_CFG_CMD(PwrCfgCmd)) {
|
|
case PWR_CMD_READ:
|
|
break;
|
|
|
|
case PWR_CMD_WRITE:
|
|
offset = GET_PWR_CFG_OFFSET(PwrCfgCmd);
|
|
|
|
#ifdef CONFIG_SDIO_HCI
|
|
/* */
|
|
/* <Roger_Notes> We should deal with interface specific address mapping for some interfaces, e.g., SDIO interface */
|
|
/* 2011.07.07. */
|
|
/* */
|
|
if (GET_PWR_CFG_BASE(PwrCfgCmd) == PWR_BASEADDR_SDIO) {
|
|
/* Read Back SDIO Local value */
|
|
value = SdioLocalCmd52Read1Byte(padapter, offset);
|
|
|
|
value &= ~(GET_PWR_CFG_MASK(PwrCfgCmd));
|
|
value |= (GET_PWR_CFG_VALUE(PwrCfgCmd) & GET_PWR_CFG_MASK(PwrCfgCmd));
|
|
|
|
/* Write Back SDIO Local value */
|
|
SdioLocalCmd52Write1Byte(padapter, offset, value);
|
|
} else
|
|
#endif
|
|
{
|
|
#ifdef CONFIG_GSPI_HCI
|
|
if (GET_PWR_CFG_BASE(PwrCfgCmd) == PWR_BASEADDR_SDIO)
|
|
offset = SPI_LOCAL_OFFSET | offset;
|
|
#endif
|
|
/* Read the value from system register */
|
|
value = rtw_read8(padapter, offset);
|
|
|
|
value = value & (~(GET_PWR_CFG_MASK(PwrCfgCmd)));
|
|
value = value | (GET_PWR_CFG_VALUE(PwrCfgCmd) & GET_PWR_CFG_MASK(PwrCfgCmd));
|
|
|
|
/* Write the value back to sytem register */
|
|
rtw_write8(padapter, offset, value);
|
|
}
|
|
break;
|
|
|
|
case PWR_CMD_POLLING:
|
|
|
|
bPollingBit = _FALSE;
|
|
offset = GET_PWR_CFG_OFFSET(PwrCfgCmd);
|
|
|
|
rtw_hal_get_hwreg(padapter, HW_VAR_PWR_CMD, &bHWICSupport);
|
|
if (bHWICSupport && offset == 0x06) {
|
|
flag = 0;
|
|
maxPollingCnt = 100000;
|
|
} else
|
|
maxPollingCnt = 5000;
|
|
|
|
#ifdef CONFIG_GSPI_HCI
|
|
if (GET_PWR_CFG_BASE(PwrCfgCmd) == PWR_BASEADDR_SDIO)
|
|
offset = SPI_LOCAL_OFFSET | offset;
|
|
#endif
|
|
do {
|
|
#ifdef CONFIG_SDIO_HCI
|
|
if (GET_PWR_CFG_BASE(PwrCfgCmd) == PWR_BASEADDR_SDIO)
|
|
value = SdioLocalCmd52Read1Byte(padapter, offset);
|
|
else
|
|
#endif
|
|
value = rtw_read8(padapter, offset);
|
|
|
|
value = value & GET_PWR_CFG_MASK(PwrCfgCmd);
|
|
if (value == (GET_PWR_CFG_VALUE(PwrCfgCmd) & GET_PWR_CFG_MASK(PwrCfgCmd)))
|
|
bPollingBit = _TRUE;
|
|
else
|
|
rtw_udelay_os(10);
|
|
|
|
if (pollingCount++ > maxPollingCnt) {
|
|
RTW_ERR("HalPwrSeqCmdParsing: Fail to polling Offset[%#x]=%02x\n", offset, value);
|
|
|
|
/* For PCIE + USB package poll power bit timeout issue only modify 8821AE and 8723BE */
|
|
if (bHWICSupport && offset == 0x06 && flag == 0) {
|
|
|
|
RTW_ERR("[WARNING] PCIE polling(0x%X) timeout(%d), Toggle 0x04[3] and try again.\n", offset, maxPollingCnt);
|
|
if (IS_HARDWARE_TYPE_8723DE(padapter))
|
|
PlatformEFIOWrite1Byte(padapter, 0x40, (PlatformEFIORead1Byte(padapter, 0x40)) & (~BIT3));
|
|
|
|
PlatformEFIOWrite1Byte(padapter, 0x04, PlatformEFIORead1Byte(padapter, 0x04) | BIT3);
|
|
PlatformEFIOWrite1Byte(padapter, 0x04, PlatformEFIORead1Byte(padapter, 0x04) & ~BIT3);
|
|
|
|
if (IS_HARDWARE_TYPE_8723DE(padapter))
|
|
PlatformEFIOWrite1Byte(padapter, 0x40, PlatformEFIORead1Byte(padapter, 0x40)|BIT3);
|
|
|
|
/* Retry Polling Process one more time */
|
|
pollingCount = 0;
|
|
flag = 1;
|
|
} else {
|
|
return _FALSE;
|
|
}
|
|
}
|
|
} while (!bPollingBit);
|
|
|
|
break;
|
|
|
|
case PWR_CMD_DELAY:
|
|
if (GET_PWR_CFG_VALUE(PwrCfgCmd) == PWRSEQ_DELAY_US)
|
|
rtw_udelay_os(GET_PWR_CFG_OFFSET(PwrCfgCmd));
|
|
else
|
|
rtw_udelay_os(GET_PWR_CFG_OFFSET(PwrCfgCmd) * 1000);
|
|
break;
|
|
|
|
case PWR_CMD_END:
|
|
/* When this command is parsed, end the process */
|
|
return _TRUE;
|
|
break;
|
|
|
|
default:
|
|
break;
|
|
}
|
|
}
|
|
|
|
AryIdx++;/* Add Array Index */
|
|
} while (1);
|
|
|
|
return _TRUE;
|
|
}
|