This repository has been archived on 2025-09-02. You can view files and clone it. You cannot open issues or pull requests or push a commit.

gdkchan ab9d4b862d Implement VORN (register) Arm32 instruction (#2396)

2021-06-23 23:21:23 +02:00

..

CryptoHelper.cs

Add a new JIT compiler for CPU code (#693)

2019-08-08 21:56:22 +03:00

InstEmitAlu32.cs

…

InstEmitAlu.cs

…

InstEmitAluHelper.cs

…

InstEmitBfm.cs

…

InstEmitCcmp.cs

Add a new JIT compiler for CPU code (#693)

2019-08-08 21:56:22 +03:00

InstEmitCsel.cs

…

InstEmitDiv.cs

…

InstEmitException32.cs

IPC refactor part 1: Use explicit separate threads to process requests (#1447)

2020-09-22 14:50:40 +10:00

InstEmitException.cs

…

InstEmitFlow32.cs

…

InstEmitFlow.cs

Generalize tail continues (#1298)

2020-06-18 13:37:21 +10:00

InstEmitFlowHelper.cs

Add multi-level function table (#2228)

2021-05-29 18:06:28 -03:00

InstEmitHash32.cs

…

InstEmitHash.cs

…

InstEmitHashHelper.cs

…

InstEmitHelper.cs

…

InstEmitMemory32.cs

…

InstEmitMemory.cs

…

InstEmitMemoryEx32.cs

Implement inline memory load/store exclusive and ordered (#1413)

2020-07-30 11:29:28 -03:00

InstEmitMemoryEx.cs

…

InstEmitMemoryExHelper.cs

…

InstEmitMemoryHelper.cs

…

InstEmitMove.cs

Add a new JIT compiler for CPU code (#693)

2019-08-08 21:56:22 +03:00

InstEmitMul32.cs

…

InstEmitMul.cs

…

InstEmitSimdArithmetic32.cs

…

InstEmitSimdArithmetic.cs

…

InstEmitSimdCmp32.cs

…

InstEmitSimdCmp.cs

…

InstEmitSimdCrypto32.cs

…

InstEmitSimdCrypto.cs

…

InstEmitSimdCvt32.cs

CPU: Implement VRINTX.F32 | VRINTX.F64 (#1776)

2020-12-16 20:27:15 -03:00

InstEmitSimdCvt.cs

CPU (A64): Add FP16/FP32 fast paths (F16C Intrinsics) for Fcvt_S, Fcvtl_V & Fcvtn_V Instructions. Now HardwareCapabilities uses CpuId. (#1650)

2020-11-18 19:35:54 +01:00

InstEmitSimdHash.cs

Add Profiled Persistent Translation Cache. (#769)

2020-06-16 20:28:02 +02:00

InstEmitSimdHelper32.cs

CPU (A64): Add Pmull_V Inst. with Clmul fast path for the "1/2D -> 1Q" variant & Sse fast path and slow path for both the "8/16B -> 8H" and "1/2D -> 1Q" variants; with Test. (#1817)

2021-01-04 23:45:54 +01:00

InstEmitSimdHelper.cs

…

InstEmitSimdLogical32.cs

Implement VORN (register) Arm32 instruction (#2396)

2021-06-23 23:21:23 +02:00

InstEmitSimdLogical.cs

Add BIC/ORR Vd.T, #imm fast path (#2279)

2021-05-20 09:09:17 -03:00

InstEmitSimdMemory32.cs

…

InstEmitSimdMemory.cs

…

InstEmitSimdMove32.cs

…

InstEmitSimdMove.cs

…

InstEmitSimdShift32.cs

Add Umaal & Vabd_I, Vabdl_I, Vaddl_I, Vhadd, Vqshrn, Vshll inst.s (slow paths). (#1577)

2020-10-13 22:41:33 +02:00

InstEmitSimdShift.cs

…

InstEmitSystem32.cs

…

InstEmitSystem.cs

…

InstName.cs

Implement VORN (register) Arm32 instruction (#2396)

2021-06-23 23:21:23 +02:00

NativeInterface.cs

…

SoftFallback.cs

…

SoftFloat.cs

…