This repository has been archived on 2025-09-02. You can view files and clone it. You cannot open issues or pull requests or push a commit.

LDj3SNuDandgdkchan d021d5dfa9 Add AESD, AESE, AESIMC, AESMC instructions; add 4 simple Tests (closed box). (#365) ...

* Create CpuTestSimdCrypto.cs

* Update AOpCodeTable.cs

* Create AInstEmitSimdCrypto.cs

* Update ASoftFallback.cs

* Create ACryptoHelper.cs

2018-08-20 01:20:26 -03:00

..

ACryptoHelper.cs

Add AESD, AESE, AESIMC, AESMC instructions; add 4 simple Tests (closed box). (#365)

2018-08-20 01:20:26 -03:00

AInst.cs

…

AInstEmitAlu.cs

…

AInstEmitAluHelper.cs

…

AInstEmitBfm.cs

…

AInstEmitCcmp.cs

…

AInstEmitCsel.cs

…

AInstEmitException.cs

…

AInstEmitFlow.cs

…

AInstEmitHash.cs

…

AInstEmitMemory.cs

…

AInstEmitMemoryEx.cs

Fix load/store exclusive/atomic pairwise instructions (#337)

2018-08-10 01:14:27 -03:00

AInstEmitMemoryHelper.cs

More flexible memory manager (#307)

2018-08-15 15:59:51 -03:00

AInstEmitMove.cs

…

AInstEmitMul.cs

…

AInstEmitSimdArithmetic.cs

Zero out bits 63:32 of scalar float operations with SSE intrinsics (#273)

2018-08-14 23:54:12 -03:00

AInstEmitSimdCmp.cs

Zero out bits 63:32 of scalar float operations with SSE intrinsics (#273)

2018-08-14 23:54:12 -03:00

AInstEmitSimdCrypto.cs

Add AESD, AESE, AESIMC, AESMC instructions; add 4 simple Tests (closed box). (#365)

2018-08-20 01:20:26 -03:00

AInstEmitSimdCvt.cs

Add SMLSL, SQRSHRN and SRSHR (Vector) cpu instructions, nits (#225)

2018-07-14 13:13:02 -03:00

AInstEmitSimdHash.cs

Add SHA256H, SHA256H2, SHA256SU0, SHA256SU1 instructions; add 4 Tests (closed box). (#352)

2018-08-16 21:44:44 -03:00

AInstEmitSimdHelper.cs

Zero out bits 63:32 of scalar float operations with SSE intrinsics (#273)

2018-08-14 23:54:12 -03:00

AInstEmitSimdLogical.cs

Add SMLSL, SQRSHRN and SRSHR (Vector) cpu instructions, nits (#225)

2018-07-14 13:13:02 -03:00

AInstEmitSimdMemory.cs

Add SMLSL, SQRSHRN and SRSHR (Vector) cpu instructions, nits (#225)

2018-07-14 13:13:02 -03:00

AInstEmitSimdMove.cs

Implement Ssubw_V and Usubw_V instructions. (#287)

2018-07-18 21:06:28 -03:00

AInstEmitSimdShift.cs

Add SMLSL, SQRSHRN and SRSHR (Vector) cpu instructions, nits (#225)

2018-07-14 13:13:02 -03:00

AInstEmitSystem.cs

…

AInstEmitter.cs

…

AInstInterpreter.cs

…

ASoftFallback.cs

Add AESD, AESE, AESIMC, AESMC instructions; add 4 simple Tests (closed box). (#365)

2018-08-20 01:20:26 -03:00

ASoftFloat.cs

Fix silly copy/paste error on float variant of the FMINNM instruction

2018-08-05 18:56:30 -03:00

AVectorHelper.cs

Zero out bits 63:32 of scalar float operations with SSE intrinsics (#273)

2018-08-14 23:54:12 -03:00