This repository has been archived on 2025-09-02. You can view files and clone it. You cannot open issues or pull requests or push a commit.

LDj3SNuDandgdkchan fa5545aab8 Implement Ssubw_V and Usubw_V instructions. (#287) ...

* Update AOpCodeTable.cs

* Update AInstEmitSimdHelper.cs

* Update AInstEmitSimdArithmetic.cs

* Update AInstEmitSimdMove.cs

* Update AInstEmitSimdCmp.cs

* Update Instructions.cs

* Update CpuTestSimd.cs

* Update CpuTestSimdReg.cs

2018-07-18 21:06:28 -03:00

..

AInst.cs

Initial work to support AArch32 with a interpreter, plus nvmm stubs (not used for now)

2018-05-26 17:50:47 -03:00

AInstEmitAlu.cs

Remove broken adds/cmn with condition check optimization (#218)

2018-07-03 21:54:05 -03:00

AInstEmitAluHelper.cs

…

AInstEmitBfm.cs

…

AInstEmitCcmp.cs

…

AInstEmitCsel.cs

…

AInstEmitException.cs

Implement SvcGetThreadContext3

2018-06-26 01:10:15 -03:00

AInstEmitFlow.cs

…

AInstEmitHash.cs

Add Sse Opt. for Cmeq_V_2D, Cmgt_V_2D (Reg). Add Sse Opt. for Crc32cb, Crc32ch, Crc32cw, Crc32cx. Add 10 simple tests for Fcmgt, Fcmge, Fcmeq, Fcmle, Fcmlt (S, V) (Reg, Zero). Add 2 Cnt_V tests. (#183)

2018-06-25 22:32:29 -03:00

AInstEmitMemory.cs

Fix mistake on astc conversion, make some static methods that shouldn't be public private, remove old commmented out code

2018-06-02 11:44:52 -03:00

AInstEmitMemoryEx.cs

Fix LDXP/LDAXP when Rt == Rn (#274)

2018-07-16 15:57:15 -03:00

AInstEmitMemoryHelper.cs

Improved logging (#103)

2018-04-24 15:57:39 -03:00

AInstEmitMove.cs

…

AInstEmitMul.cs

…

AInstEmitSimdArithmetic.cs

Implement Ssubw_V and Usubw_V instructions. (#287)

2018-07-18 21:06:28 -03:00

AInstEmitSimdCmp.cs

Implement Ssubw_V and Usubw_V instructions. (#287)

2018-07-18 21:06:28 -03:00

AInstEmitSimdCvt.cs

Add SMLSL, SQRSHRN and SRSHR (Vector) cpu instructions, nits (#225)

2018-07-14 13:13:02 -03:00

AInstEmitSimdHelper.cs

Implement Ssubw_V and Usubw_V instructions. (#287)

2018-07-18 21:06:28 -03:00

AInstEmitSimdLogical.cs

Add SMLSL, SQRSHRN and SRSHR (Vector) cpu instructions, nits (#225)

2018-07-14 13:13:02 -03:00

AInstEmitSimdMemory.cs

Add SMLSL, SQRSHRN and SRSHR (Vector) cpu instructions, nits (#225)

2018-07-14 13:13:02 -03:00

AInstEmitSimdMove.cs

Implement Ssubw_V and Usubw_V instructions. (#287)

2018-07-18 21:06:28 -03:00

AInstEmitSimdShift.cs

Add SMLSL, SQRSHRN and SRSHR (Vector) cpu instructions, nits (#225)

2018-07-14 13:13:02 -03:00

AInstEmitSystem.cs

…

AInstEmitter.cs

…

AInstInterpreter.cs

Initial work to support AArch32 with a interpreter, plus nvmm stubs (not used for now)

2018-05-26 17:50:47 -03:00

ASoftFallback.cs

Improve CountLeadingZeros() algorithm, nits. (#219)

2018-07-14 15:07:44 -03:00

ASoftFloat.cs

AInstEmitSimdCvt: Half-precision to single-precision conversion (#235)

2018-07-12 15:51:02 -03:00

AVectorHelper.cs

Add Rbit_V instruction. Add 8 tests (Rbit_V; Rev16_V, Rev32_V, Rev64_V). Improve CountSetBits8() algorithm. (#212)

2018-07-03 03:31:16 -03:00