This website requires JavaScript.
Explore
Help
Register
Sign In
Museum
/
ryujinx
Archived
Watch
1
Star
0
Fork
0
You've already forked ryujinx
Code
Issues
Packages
Projects
Releases
Wiki
Activity
This repository has been archived on
2025-09-02
. You can view files and clone it, but cannot push or open issues or pull requests.
Files
595e7ee588da7ad528479dc0013565d3a1fdd138
ryujinx
/
Ryujinx
/
Cpu
History
gdkchan
595e7ee588
Add FCVTAS and FCVTAU instructions
2018-02-17 18:59:37 -03:00
..
Decoder
CPU refactoring - move SIMD (scalar and vector) instructions to separate files by category, remove AILConv and use only the methods inside SIMD helper to extract/insert vector elements
2018-02-17 18:06:11 -03:00
Exceptions
Fixes to memory management
2018-02-09 21:13:18 -03:00
Instruction
Add FCVTAS and FCVTAU instructions
2018-02-17 18:59:37 -03:00
Memory
CPU refactoring - move SIMD (scalar and vector) instructions to separate files by category, remove AILConv and use only the methods inside SIMD helper to extract/insert vector elements
2018-02-17 18:06:11 -03:00
State
Generate CIL for SCVTF (vector), add undefined encodings for some instructions
2018-02-12 00:37:20 -03:00
Translation
CPU refactoring - move SIMD (scalar and vector) instructions to separate files by category, remove AILConv and use only the methods inside SIMD helper to extract/insert vector elements
2018-02-17 18:06:11 -03:00
ABitUtils.cs
aloha
2018-02-04 20:08:20 -03:00
AOpCodeTable.cs
Add FCVTAS and FCVTAU instructions
2018-02-17 18:59:37 -03:00
AOptimizations.cs
Add FVCTZS (fixed point variant) and LD1 (single structure variant) instructions
2018-02-09 00:26:20 -03:00
AThread.cs
Add some tests (
#18
)
2018-02-15 21:04:38 -03:00
ATranslatedSub.cs
aloha
2018-02-04 20:08:20 -03:00
ATranslator.cs
aloha
2018-02-04 20:08:20 -03:00