2017-01-30 18:45:14 +00:00
|
|
|
|
//============================================================
|
|
|
|
|
|
// Description:
|
|
|
|
|
|
//
|
|
|
|
|
|
// This file is for RTL8821A_CSR_CSR Co-exist mechanism
|
|
|
|
|
|
//
|
|
|
|
|
|
// History
|
|
|
|
|
|
// 2012/08/22 Cosa first check in.
|
|
|
|
|
|
// 2012/11/14 Cosa Revise for 8821A_CSR 2Ant out sourcing.
|
|
|
|
|
|
//
|
|
|
|
|
|
//============================================================
|
|
|
|
|
|
|
|
|
|
|
|
//============================================================
|
|
|
|
|
|
// include files
|
|
|
|
|
|
//============================================================
|
|
|
|
|
|
#include "Mp_Precomp.h"
|
|
|
|
|
|
|
|
|
|
|
|
#if WPP_SOFTWARE_TRACE
|
|
|
|
|
|
#include "HalBtcCsr8821a2Ant.tmh"
|
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
|
|
#define _BTCOEX_CSR 1
|
|
|
|
|
|
|
|
|
|
|
|
#ifndef rtw_warn_on
|
|
|
|
|
|
#define rtw_warn_on(condition) do {} while (0)
|
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
|
|
#if(BT_30_SUPPORT == 1)
|
|
|
|
|
|
//============================================================
|
|
|
|
|
|
// Global variables, these are static variables
|
|
|
|
|
|
//============================================================
|
|
|
|
|
|
static COEX_DM_8821A_CSR_2ANT GLCoexDm8821aCsr2Ant;
|
|
|
|
|
|
static PCOEX_DM_8821A_CSR_2ANT pCoexDm=&GLCoexDm8821aCsr2Ant;
|
|
|
|
|
|
static COEX_STA_8821A_CSR_2ANT GLCoexSta8821aCsr2Ant;
|
|
|
|
|
|
static PCOEX_STA_8821A_CSR_2ANT pCoexSta=&GLCoexSta8821aCsr2Ant;
|
|
|
|
|
|
|
|
|
|
|
|
const char *const GLBtInfoSrc8821aCsr2Ant[]={
|
|
|
|
|
|
"BT Info[wifi fw]",
|
|
|
|
|
|
"BT Info[bt rsp]",
|
|
|
|
|
|
"BT Info[bt auto report]",
|
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
|
|
u4Byte GLCoexVerDate8821aCsr2Ant=20140901;
|
|
|
|
|
|
u4Byte GLCoexVer8821aCsr2Ant=0x51;
|
|
|
|
|
|
|
|
|
|
|
|
//============================================================
|
|
|
|
|
|
// local function proto type if needed
|
|
|
|
|
|
//============================================================
|
|
|
|
|
|
//============================================================
|
|
|
|
|
|
// local function start with halbtc8821aCsr2ant_
|
|
|
|
|
|
//============================================================
|
|
|
|
|
|
u1Byte
|
|
|
|
|
|
halbtc8821aCsr2ant_BtRssiState(
|
|
|
|
|
|
u1Byte levelNum,
|
|
|
|
|
|
u1Byte rssiThresh,
|
|
|
|
|
|
u1Byte rssiThresh1
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
s4Byte btRssi=0;
|
|
|
|
|
|
u1Byte btRssiState=pCoexSta->preBtRssiState;
|
|
|
|
|
|
|
|
|
|
|
|
btRssi = pCoexSta->btRssi;
|
|
|
|
|
|
|
|
|
|
|
|
if(levelNum == 2)
|
|
|
|
|
|
{
|
|
|
|
|
|
if( (pCoexSta->preBtRssiState == BTC_RSSI_STATE_LOW) ||
|
|
|
|
|
|
(pCoexSta->preBtRssiState == BTC_RSSI_STATE_STAY_LOW))
|
|
|
|
|
|
{
|
|
|
|
|
|
if(btRssi >= (rssiThresh+BTC_RSSI_COEX_THRESH_TOL_8821A_CSR_2ANT))
|
|
|
|
|
|
{
|
|
|
|
|
|
btRssiState = BTC_RSSI_STATE_HIGH;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
btRssiState = BTC_RSSI_STATE_STAY_LOW;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
if(btRssi < rssiThresh)
|
|
|
|
|
|
{
|
|
|
|
|
|
btRssiState = BTC_RSSI_STATE_LOW;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
btRssiState = BTC_RSSI_STATE_STAY_HIGH;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(levelNum == 3)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(rssiThresh > rssiThresh1)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], BT Rssi thresh error!!\n"));
|
|
|
|
|
|
return pCoexSta->preBtRssiState;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
if( (pCoexSta->preBtRssiState == BTC_RSSI_STATE_LOW) ||
|
|
|
|
|
|
(pCoexSta->preBtRssiState == BTC_RSSI_STATE_STAY_LOW))
|
|
|
|
|
|
{
|
|
|
|
|
|
if(btRssi >= (rssiThresh+BTC_RSSI_COEX_THRESH_TOL_8821A_CSR_2ANT))
|
|
|
|
|
|
{
|
|
|
|
|
|
btRssiState = BTC_RSSI_STATE_MEDIUM;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
btRssiState = BTC_RSSI_STATE_STAY_LOW;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else if( (pCoexSta->preBtRssiState == BTC_RSSI_STATE_MEDIUM) ||
|
|
|
|
|
|
(pCoexSta->preBtRssiState == BTC_RSSI_STATE_STAY_MEDIUM))
|
|
|
|
|
|
{
|
|
|
|
|
|
if(btRssi >= (rssiThresh1+BTC_RSSI_COEX_THRESH_TOL_8821A_CSR_2ANT))
|
|
|
|
|
|
{
|
|
|
|
|
|
btRssiState = BTC_RSSI_STATE_HIGH;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(btRssi < rssiThresh)
|
|
|
|
|
|
{
|
|
|
|
|
|
btRssiState = BTC_RSSI_STATE_LOW;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
btRssiState = BTC_RSSI_STATE_STAY_MEDIUM;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
if(btRssi < rssiThresh1)
|
|
|
|
|
|
{
|
|
|
|
|
|
btRssiState = BTC_RSSI_STATE_MEDIUM;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
btRssiState = BTC_RSSI_STATE_STAY_HIGH;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
pCoexSta->preBtRssiState = btRssiState;
|
|
|
|
|
|
|
|
|
|
|
|
return btRssiState;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
u1Byte
|
|
|
|
|
|
halbtc8821aCsr2ant_WifiRssiState(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN u1Byte index,
|
|
|
|
|
|
IN u1Byte levelNum,
|
|
|
|
|
|
IN u1Byte rssiThresh,
|
|
|
|
|
|
IN u1Byte rssiThresh1
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
s4Byte wifiRssi=0;
|
|
|
|
|
|
u1Byte wifiRssiState=pCoexSta->preWifiRssiState[index];
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_S4_WIFI_RSSI, &wifiRssi);
|
|
|
|
|
|
|
|
|
|
|
|
if(levelNum == 2)
|
|
|
|
|
|
{
|
|
|
|
|
|
if( (pCoexSta->preWifiRssiState[index] == BTC_RSSI_STATE_LOW) ||
|
|
|
|
|
|
(pCoexSta->preWifiRssiState[index] == BTC_RSSI_STATE_STAY_LOW))
|
|
|
|
|
|
{
|
|
|
|
|
|
if(wifiRssi >= (rssiThresh+BTC_RSSI_COEX_THRESH_TOL_8821A_CSR_2ANT))
|
|
|
|
|
|
{
|
|
|
|
|
|
wifiRssiState = BTC_RSSI_STATE_HIGH;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
wifiRssiState = BTC_RSSI_STATE_STAY_LOW;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
if(wifiRssi < rssiThresh)
|
|
|
|
|
|
{
|
|
|
|
|
|
wifiRssiState = BTC_RSSI_STATE_LOW;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
wifiRssiState = BTC_RSSI_STATE_STAY_HIGH;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(levelNum == 3)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(rssiThresh > rssiThresh1)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], wifi RSSI thresh error!!\n"));
|
|
|
|
|
|
return pCoexSta->preWifiRssiState[index];
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
if( (pCoexSta->preWifiRssiState[index] == BTC_RSSI_STATE_LOW) ||
|
|
|
|
|
|
(pCoexSta->preWifiRssiState[index] == BTC_RSSI_STATE_STAY_LOW))
|
|
|
|
|
|
{
|
|
|
|
|
|
if(wifiRssi >= (rssiThresh+BTC_RSSI_COEX_THRESH_TOL_8821A_CSR_2ANT))
|
|
|
|
|
|
{
|
|
|
|
|
|
wifiRssiState = BTC_RSSI_STATE_MEDIUM;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
wifiRssiState = BTC_RSSI_STATE_STAY_LOW;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else if( (pCoexSta->preWifiRssiState[index] == BTC_RSSI_STATE_MEDIUM) ||
|
|
|
|
|
|
(pCoexSta->preWifiRssiState[index] == BTC_RSSI_STATE_STAY_MEDIUM))
|
|
|
|
|
|
{
|
|
|
|
|
|
if(wifiRssi >= (rssiThresh1+BTC_RSSI_COEX_THRESH_TOL_8821A_CSR_2ANT))
|
|
|
|
|
|
{
|
|
|
|
|
|
wifiRssiState = BTC_RSSI_STATE_HIGH;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(wifiRssi < rssiThresh)
|
|
|
|
|
|
{
|
|
|
|
|
|
wifiRssiState = BTC_RSSI_STATE_LOW;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
wifiRssiState = BTC_RSSI_STATE_STAY_MEDIUM;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
if(wifiRssi < rssiThresh1)
|
|
|
|
|
|
{
|
|
|
|
|
|
wifiRssiState = BTC_RSSI_STATE_MEDIUM;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
wifiRssiState = BTC_RSSI_STATE_STAY_HIGH;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
pCoexSta->preWifiRssiState[index] = wifiRssiState;
|
|
|
|
|
|
|
|
|
|
|
|
return wifiRssiState;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_MonitorBtEnableDisable(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
static BOOLEAN bPreBtDisabled=FALSE;
|
|
|
|
|
|
static u4Byte btDisableCnt=0;
|
|
|
|
|
|
BOOLEAN bBtActive=TRUE, bBtDisabled=FALSE;
|
|
|
|
|
|
|
|
|
|
|
|
// This function check if bt is disabled
|
|
|
|
|
|
|
|
|
|
|
|
if( pCoexSta->highPriorityTx == 0 &&
|
|
|
|
|
|
pCoexSta->highPriorityRx == 0 &&
|
|
|
|
|
|
pCoexSta->lowPriorityTx == 0 &&
|
|
|
|
|
|
pCoexSta->lowPriorityRx == 0)
|
|
|
|
|
|
{
|
|
|
|
|
|
bBtActive = FALSE;
|
|
|
|
|
|
}
|
|
|
|
|
|
if( pCoexSta->highPriorityTx == 0xffff &&
|
|
|
|
|
|
pCoexSta->highPriorityRx == 0xffff &&
|
|
|
|
|
|
pCoexSta->lowPriorityTx == 0xffff &&
|
|
|
|
|
|
pCoexSta->lowPriorityRx == 0xffff)
|
|
|
|
|
|
{
|
|
|
|
|
|
bBtActive = FALSE;
|
|
|
|
|
|
}
|
|
|
|
|
|
if(bBtActive)
|
|
|
|
|
|
{
|
|
|
|
|
|
btDisableCnt = 0;
|
|
|
|
|
|
bBtDisabled = FALSE;
|
|
|
|
|
|
pBtCoexist->fBtcSet(pBtCoexist, BTC_SET_BL_BT_DISABLE, &bBtDisabled);
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], BT is enabled !!\n"));
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
btDisableCnt++;
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], bt all counters=0, %d times!!\n",
|
|
|
|
|
|
btDisableCnt));
|
|
|
|
|
|
if(btDisableCnt >= 2)
|
|
|
|
|
|
{
|
|
|
|
|
|
bBtDisabled = TRUE;
|
|
|
|
|
|
pBtCoexist->fBtcSet(pBtCoexist, BTC_SET_BL_BT_DISABLE, &bBtDisabled);
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], BT is disabled !!\n"));
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
if(bPreBtDisabled != bBtDisabled)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], BT is from %s to %s!!\n",
|
|
|
|
|
|
(bPreBtDisabled ? "disabled":"enabled"),
|
|
|
|
|
|
(bBtDisabled ? "disabled":"enabled")));
|
|
|
|
|
|
bPreBtDisabled = bBtDisabled;
|
|
|
|
|
|
if(!bBtDisabled)
|
|
|
|
|
|
{
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_MonitorBtCtr(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
u4Byte regHPTxRx, regLPTxRx, u4Tmp;
|
|
|
|
|
|
u4Byte regHPTx=0, regHPRx=0, regLPTx=0, regLPRx=0;
|
|
|
|
|
|
u1Byte u1Tmp;
|
|
|
|
|
|
|
|
|
|
|
|
regHPTxRx = 0x770;
|
|
|
|
|
|
regLPTxRx = 0x774;
|
|
|
|
|
|
|
|
|
|
|
|
u4Tmp = pBtCoexist->fBtcRead4Byte(pBtCoexist, regHPTxRx);
|
|
|
|
|
|
regHPTx = u4Tmp & bMaskLWord;
|
|
|
|
|
|
regHPRx = (u4Tmp & bMaskHWord)>>16;
|
|
|
|
|
|
|
|
|
|
|
|
u4Tmp = pBtCoexist->fBtcRead4Byte(pBtCoexist, regLPTxRx);
|
|
|
|
|
|
regLPTx = u4Tmp & bMaskLWord;
|
|
|
|
|
|
regLPRx = (u4Tmp & bMaskHWord)>>16;
|
|
|
|
|
|
|
|
|
|
|
|
pCoexSta->highPriorityTx = regHPTx;
|
|
|
|
|
|
pCoexSta->highPriorityRx = regHPRx;
|
|
|
|
|
|
pCoexSta->lowPriorityTx = regLPTx;
|
|
|
|
|
|
pCoexSta->lowPriorityRx = regLPRx;
|
|
|
|
|
|
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], High Priority Tx/Rx (reg 0x%x)=0x%x(%d)/0x%x(%d)\n",
|
|
|
|
|
|
regHPTxRx, regHPTx, regHPTx, regHPRx, regHPRx));
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Low Priority Tx/Rx (reg 0x%x)=0x%x(%d)/0x%x(%d)\n",
|
|
|
|
|
|
regLPTxRx, regLPTx, regLPTx, regLPRx, regLPRx));
|
|
|
|
|
|
|
|
|
|
|
|
// reset counter
|
|
|
|
|
|
pBtCoexist->fBtcWrite1Byte(pBtCoexist, 0x76e, 0x5d);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_UpdateRaMask(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bForceExec,
|
|
|
|
|
|
IN u4Byte disRateMask
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
pCoexDm->curRaMask = disRateMask;
|
|
|
|
|
|
|
|
|
|
|
|
if( bForceExec || (pCoexDm->preRaMask != pCoexDm->curRaMask))
|
|
|
|
|
|
{
|
|
|
|
|
|
pBtCoexist->fBtcSet(pBtCoexist, BTC_SET_ACT_UPDATE_RAMASK, &pCoexDm->curRaMask);
|
|
|
|
|
|
}
|
|
|
|
|
|
pCoexDm->preRaMask = pCoexDm->curRaMask;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_AutoRateFallbackRetry(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bForceExec,
|
|
|
|
|
|
IN u1Byte type
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
BOOLEAN bWifiUnderBMode=FALSE;
|
|
|
|
|
|
|
|
|
|
|
|
pCoexDm->curArfrType = type;
|
|
|
|
|
|
|
|
|
|
|
|
if( bForceExec || (pCoexDm->preArfrType != pCoexDm->curArfrType))
|
|
|
|
|
|
{
|
|
|
|
|
|
switch(pCoexDm->curArfrType)
|
|
|
|
|
|
{
|
|
|
|
|
|
case 0: // normal mode
|
|
|
|
|
|
pBtCoexist->fBtcWrite4Byte(pBtCoexist, 0x430, pCoexDm->backupArfrCnt1);
|
|
|
|
|
|
pBtCoexist->fBtcWrite4Byte(pBtCoexist, 0x434, pCoexDm->backupArfrCnt2);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 1:
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_BL_WIFI_UNDER_B_MODE, &bWifiUnderBMode);
|
|
|
|
|
|
if(bWifiUnderBMode)
|
|
|
|
|
|
{
|
|
|
|
|
|
pBtCoexist->fBtcWrite4Byte(pBtCoexist, 0x430, 0x0);
|
|
|
|
|
|
pBtCoexist->fBtcWrite4Byte(pBtCoexist, 0x434, 0x01010101);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
pBtCoexist->fBtcWrite4Byte(pBtCoexist, 0x430, 0x0);
|
|
|
|
|
|
pBtCoexist->fBtcWrite4Byte(pBtCoexist, 0x434, 0x04030201);
|
|
|
|
|
|
}
|
|
|
|
|
|
break;
|
|
|
|
|
|
default:
|
|
|
|
|
|
break;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
pCoexDm->preArfrType = pCoexDm->curArfrType;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_RetryLimit(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bForceExec,
|
|
|
|
|
|
IN u1Byte type
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
pCoexDm->curRetryLimitType = type;
|
|
|
|
|
|
|
|
|
|
|
|
if( bForceExec || (pCoexDm->preRetryLimitType != pCoexDm->curRetryLimitType))
|
|
|
|
|
|
{
|
|
|
|
|
|
switch(pCoexDm->curRetryLimitType)
|
|
|
|
|
|
{
|
|
|
|
|
|
case 0: // normal mode
|
|
|
|
|
|
pBtCoexist->fBtcWrite2Byte(pBtCoexist, 0x42a, pCoexDm->backupRetryLimit);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 1: // retry limit=8
|
|
|
|
|
|
pBtCoexist->fBtcWrite2Byte(pBtCoexist, 0x42a, 0x0808);
|
|
|
|
|
|
break;
|
|
|
|
|
|
default:
|
|
|
|
|
|
break;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
pCoexDm->preRetryLimitType = pCoexDm->curRetryLimitType;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_AmpduMaxTime(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bForceExec,
|
|
|
|
|
|
IN u1Byte type
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
pCoexDm->curAmpduTimeType = type;
|
|
|
|
|
|
|
|
|
|
|
|
if( bForceExec || (pCoexDm->preAmpduTimeType != pCoexDm->curAmpduTimeType))
|
|
|
|
|
|
{
|
|
|
|
|
|
switch(pCoexDm->curAmpduTimeType)
|
|
|
|
|
|
{
|
|
|
|
|
|
case 0: // normal mode
|
|
|
|
|
|
pBtCoexist->fBtcWrite1Byte(pBtCoexist, 0x456, pCoexDm->backupAmpduMaxTime);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 1: // AMPDU timw = 0x38 * 32us
|
|
|
|
|
|
pBtCoexist->fBtcWrite1Byte(pBtCoexist, 0x456, 0x38);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 2:
|
|
|
|
|
|
pBtCoexist->fBtcWrite1Byte(pBtCoexist, 0x456, 0x17);
|
|
|
|
|
|
break;
|
|
|
|
|
|
default:
|
|
|
|
|
|
break;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
pCoexDm->preAmpduTimeType = pCoexDm->curAmpduTimeType;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2Ant_AmpduMaxNum(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bForceExec,
|
|
|
|
|
|
IN u1Byte type
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
pCoexDm->curAmpduNumType = type;
|
|
|
|
|
|
|
|
|
|
|
|
if( bForceExec || (pCoexDm->preAmpduNumType != pCoexDm->curAmpduNumType))
|
|
|
|
|
|
{
|
|
|
|
|
|
switch(pCoexDm->curAmpduNumType)
|
|
|
|
|
|
{
|
|
|
|
|
|
case 0: // normal mode
|
|
|
|
|
|
pBtCoexist->fBtcWrite2Byte(pBtCoexist, 0x4ca, pCoexDm->backupAmpduMaxNum);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 1:
|
|
|
|
|
|
pBtCoexist->fBtcWrite2Byte(pBtCoexist, 0x4ca, 0x0808);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 2:
|
|
|
|
|
|
pBtCoexist->fBtcWrite2Byte(pBtCoexist, 0x4ca, 0x1f1f);
|
|
|
|
|
|
break;
|
|
|
|
|
|
default:
|
|
|
|
|
|
break;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
pCoexDm->preAmpduNumType = pCoexDm->curAmpduNumType;
|
|
|
|
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_LimitedTx(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bForceExec,
|
|
|
|
|
|
IN u1Byte raMaskType,
|
|
|
|
|
|
IN u1Byte arfrType,
|
|
|
|
|
|
IN u1Byte retryLimitType,
|
|
|
|
|
|
IN u1Byte ampduTimeType,
|
|
|
|
|
|
IN u1Byte ampduNumType
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
switch(raMaskType)
|
|
|
|
|
|
{
|
|
|
|
|
|
case 0: // normal mode
|
|
|
|
|
|
halbtc8821aCsr2ant_UpdateRaMask(pBtCoexist, bForceExec, 0x0);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 1: // disable cck 1/2
|
|
|
|
|
|
halbtc8821aCsr2ant_UpdateRaMask(pBtCoexist, bForceExec, 0x00000003);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 2: // disable cck 1/2/5.5, ofdm 6/9/12/18/24, mcs 0/1/2/3/4
|
|
|
|
|
|
halbtc8821aCsr2ant_UpdateRaMask(pBtCoexist, bForceExec, 0x0001f1f7);
|
|
|
|
|
|
break;
|
|
|
|
|
|
default:
|
|
|
|
|
|
break;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_AutoRateFallbackRetry(pBtCoexist, bForceExec, arfrType);
|
|
|
|
|
|
halbtc8821aCsr2ant_RetryLimit(pBtCoexist, bForceExec, retryLimitType);
|
|
|
|
|
|
halbtc8821aCsr2ant_AmpduMaxTime(pBtCoexist, bForceExec, ampduTimeType);
|
|
|
|
|
|
halbtc8821aCsr2Ant_AmpduMaxNum(pBtCoexist, bForceExec, ampduNumType);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_LimitedRx(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bForceExec,
|
|
|
|
|
|
IN BOOLEAN bRejApAggPkt,
|
|
|
|
|
|
IN BOOLEAN bBtCtrlAggBufSize,
|
|
|
|
|
|
IN u1Byte aggBufSize
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
BOOLEAN bRejectRxAgg=bRejApAggPkt;
|
|
|
|
|
|
BOOLEAN bBtCtrlRxAggSize=bBtCtrlAggBufSize;
|
|
|
|
|
|
u1Byte rxAggSize=aggBufSize;
|
|
|
|
|
|
|
|
|
|
|
|
//============================================
|
|
|
|
|
|
// Rx Aggregation related setting
|
|
|
|
|
|
//============================================
|
|
|
|
|
|
pBtCoexist->fBtcSet(pBtCoexist, BTC_SET_BL_TO_REJ_AP_AGG_PKT, &bRejectRxAgg);
|
|
|
|
|
|
// decide BT control aggregation buf size or not
|
|
|
|
|
|
pBtCoexist->fBtcSet(pBtCoexist, BTC_SET_BL_BT_CTRL_AGG_SIZE, &bBtCtrlRxAggSize);
|
|
|
|
|
|
// aggregation buf size, only work when BT control Rx aggregation size.
|
|
|
|
|
|
pBtCoexist->fBtcSet(pBtCoexist, BTC_SET_U1_AGG_BUF_SIZE, &rxAggSize);
|
|
|
|
|
|
// real update aggregation setting
|
|
|
|
|
|
pBtCoexist->fBtcSet(pBtCoexist, BTC_SET_ACT_AGGREGATE_CTRL, NULL);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_QueryBtInfo(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
u1Byte H2C_Parameter[1] ={0};
|
|
|
|
|
|
|
|
|
|
|
|
pCoexSta->bC2hBtInfoReqSent = TRUE;
|
|
|
|
|
|
|
|
|
|
|
|
H2C_Parameter[0] |= BIT0; // trigger
|
|
|
|
|
|
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], Query Bt Info, FW write 0x61=0x%x\n",
|
|
|
|
|
|
H2C_Parameter[0]));
|
|
|
|
|
|
|
|
|
|
|
|
rtw_warn_on(_BTCOEX_CSR);
|
|
|
|
|
|
pBtCoexist->fBtcFillH2c(pBtCoexist, 0x61, 1, H2C_Parameter);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
u1Byte
|
|
|
|
|
|
halbtc8821aCsr2ant_ActionAlgorithm(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
PBTC_STACK_INFO pStackInfo=&pBtCoexist->stackInfo;
|
|
|
|
|
|
BOOLEAN bBtHsOn=FALSE;
|
|
|
|
|
|
u1Byte algorithm=BT_8821A_CSR_2ANT_COEX_ALGO_UNDEFINED;
|
|
|
|
|
|
u1Byte numOfDiffProfile=0;
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_BL_HS_OPERATION, &bBtHsOn);
|
|
|
|
|
|
|
|
|
|
|
|
//sync StackInfo with BT firmware and stack
|
|
|
|
|
|
pStackInfo->bHidExist = pCoexSta->bHidExist;
|
|
|
|
|
|
pStackInfo->bBtLinkExist = pCoexSta->bBtLinkExist;
|
|
|
|
|
|
pStackInfo->bScoExist = pCoexSta->bScoExist;
|
|
|
|
|
|
pStackInfo->bPanExist = pCoexSta->bPanExist;
|
|
|
|
|
|
pStackInfo->bA2dpExist = pCoexSta->bA2dpExist;
|
|
|
|
|
|
|
|
|
|
|
|
if(!pStackInfo->bBtLinkExist)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], No profile exists!!!\n"));
|
|
|
|
|
|
return algorithm;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
if(pStackInfo->bScoExist)
|
|
|
|
|
|
numOfDiffProfile++;
|
|
|
|
|
|
if(pStackInfo->bHidExist)
|
|
|
|
|
|
numOfDiffProfile++;
|
|
|
|
|
|
if(pStackInfo->bPanExist)
|
|
|
|
|
|
numOfDiffProfile++;
|
|
|
|
|
|
if(pStackInfo->bA2dpExist)
|
|
|
|
|
|
numOfDiffProfile++;
|
|
|
|
|
|
|
|
|
|
|
|
if(numOfDiffProfile == 1)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pStackInfo->bScoExist)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], SCO only\n"));
|
|
|
|
|
|
algorithm = BT_8821A_CSR_2ANT_COEX_ALGO_SCO;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pStackInfo->bHidExist)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], HID only\n"));
|
|
|
|
|
|
algorithm = BT_8821A_CSR_2ANT_COEX_ALGO_HID;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pStackInfo->bA2dpExist)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], A2DP only\n"));
|
|
|
|
|
|
algorithm = BT_8821A_CSR_2ANT_COEX_ALGO_A2DP;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pStackInfo->bPanExist)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(bBtHsOn)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], PAN(HS) only\n"));
|
|
|
|
|
|
algorithm = BT_8821A_CSR_2ANT_COEX_ALGO_PANHS;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], PAN(EDR) only\n"));
|
|
|
|
|
|
algorithm = BT_8821A_CSR_2ANT_COEX_ALGO_PANEDR;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(numOfDiffProfile == 2)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pStackInfo->bScoExist)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pStackInfo->bHidExist)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], SCO + HID\n"));
|
|
|
|
|
|
algorithm = BT_8821A_CSR_2ANT_COEX_ALGO_PANEDR_HID;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pStackInfo->bA2dpExist)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], SCO + A2DP ==> SCO\n"));
|
|
|
|
|
|
algorithm = BT_8821A_CSR_2ANT_COEX_ALGO_PANEDR_HID;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pStackInfo->bPanExist)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(bBtHsOn)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], SCO + PAN(HS)\n"));
|
|
|
|
|
|
algorithm = BT_8821A_CSR_2ANT_COEX_ALGO_SCO;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], SCO + PAN(EDR)\n"));
|
|
|
|
|
|
algorithm = BT_8821A_CSR_2ANT_COEX_ALGO_PANEDR_HID;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
if( pStackInfo->bHidExist &&
|
|
|
|
|
|
pStackInfo->bA2dpExist )
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pStackInfo->numOfHid >= 2)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], HID*2 + A2DP\n"));
|
|
|
|
|
|
algorithm = BT_8821A_CSR_2ANT_COEX_ALGO_HID_A2DP_PANEDR;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], HID + A2DP\n"));
|
|
|
|
|
|
algorithm = BT_8821A_CSR_2ANT_COEX_ALGO_HID_A2DP;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else if( pStackInfo->bHidExist &&
|
|
|
|
|
|
pStackInfo->bPanExist )
|
|
|
|
|
|
{
|
|
|
|
|
|
if(bBtHsOn)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], HID + PAN(HS)\n"));
|
|
|
|
|
|
algorithm = BT_8821A_CSR_2ANT_COEX_ALGO_HID;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], HID + PAN(EDR)\n"));
|
|
|
|
|
|
algorithm = BT_8821A_CSR_2ANT_COEX_ALGO_PANEDR_HID;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else if( pStackInfo->bPanExist &&
|
|
|
|
|
|
pStackInfo->bA2dpExist )
|
|
|
|
|
|
{
|
|
|
|
|
|
if(bBtHsOn)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], A2DP + PAN(HS)\n"));
|
|
|
|
|
|
algorithm = BT_8821A_CSR_2ANT_COEX_ALGO_A2DP_PANHS;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], A2DP + PAN(EDR)\n"));
|
|
|
|
|
|
algorithm = BT_8821A_CSR_2ANT_COEX_ALGO_PANEDR_A2DP;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(numOfDiffProfile == 3)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pStackInfo->bScoExist)
|
|
|
|
|
|
{
|
|
|
|
|
|
if( pStackInfo->bHidExist &&
|
|
|
|
|
|
pStackInfo->bA2dpExist )
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], SCO + HID + A2DP ==> HID\n"));
|
|
|
|
|
|
algorithm = BT_8821A_CSR_2ANT_COEX_ALGO_PANEDR_HID;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if( pStackInfo->bHidExist &&
|
|
|
|
|
|
pStackInfo->bPanExist )
|
|
|
|
|
|
{
|
|
|
|
|
|
if(bBtHsOn)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], SCO + HID + PAN(HS)\n"));
|
|
|
|
|
|
algorithm = BT_8821A_CSR_2ANT_COEX_ALGO_PANEDR_HID;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], SCO + HID + PAN(EDR)\n"));
|
|
|
|
|
|
algorithm = BT_8821A_CSR_2ANT_COEX_ALGO_PANEDR_HID;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else if( pStackInfo->bPanExist &&
|
|
|
|
|
|
pStackInfo->bA2dpExist )
|
|
|
|
|
|
{
|
|
|
|
|
|
if(bBtHsOn)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], SCO + A2DP + PAN(HS)\n"));
|
|
|
|
|
|
algorithm = BT_8821A_CSR_2ANT_COEX_ALGO_PANEDR_HID;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], SCO + A2DP + PAN(EDR) ==> HID\n"));
|
|
|
|
|
|
algorithm = BT_8821A_CSR_2ANT_COEX_ALGO_PANEDR_HID;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
if( pStackInfo->bHidExist &&
|
|
|
|
|
|
pStackInfo->bPanExist &&
|
|
|
|
|
|
pStackInfo->bA2dpExist )
|
|
|
|
|
|
{
|
|
|
|
|
|
if(bBtHsOn)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], HID + A2DP + PAN(HS)\n"));
|
|
|
|
|
|
algorithm = BT_8821A_CSR_2ANT_COEX_ALGO_HID_A2DP;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], HID + A2DP + PAN(EDR)\n"));
|
|
|
|
|
|
algorithm = BT_8821A_CSR_2ANT_COEX_ALGO_HID_A2DP_PANEDR;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(numOfDiffProfile >= 3)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pStackInfo->bScoExist)
|
|
|
|
|
|
{
|
|
|
|
|
|
if( pStackInfo->bHidExist &&
|
|
|
|
|
|
pStackInfo->bPanExist &&
|
|
|
|
|
|
pStackInfo->bA2dpExist )
|
|
|
|
|
|
{
|
|
|
|
|
|
if(bBtHsOn)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Error!!! SCO + HID + A2DP + PAN(HS)\n"));
|
|
|
|
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], SCO + HID + A2DP + PAN(EDR)==>PAN(EDR)+HID\n"));
|
|
|
|
|
|
algorithm = BT_8821A_CSR_2ANT_COEX_ALGO_PANEDR_HID;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
return algorithm;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
BOOLEAN
|
|
|
|
|
|
halbtc8821aCsr2ant_NeedToDecBtPwr(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
BOOLEAN bRet=FALSE;
|
|
|
|
|
|
BOOLEAN bBtHsOn=FALSE, bWifiConnected=FALSE;
|
|
|
|
|
|
s4Byte btHsRssi=0;
|
|
|
|
|
|
u1Byte btRssiState;
|
|
|
|
|
|
|
|
|
|
|
|
if(!pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_BL_HS_OPERATION, &bBtHsOn))
|
|
|
|
|
|
return FALSE;
|
|
|
|
|
|
if(!pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_BL_WIFI_CONNECTED, &bWifiConnected))
|
|
|
|
|
|
return FALSE;
|
|
|
|
|
|
if(!pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_S4_HS_RSSI, &btHsRssi))
|
|
|
|
|
|
return FALSE;
|
|
|
|
|
|
|
|
|
|
|
|
btRssiState = halbtc8821aCsr2ant_BtRssiState(2, 35, 0);
|
|
|
|
|
|
|
|
|
|
|
|
if(bWifiConnected)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(bBtHsOn)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(btHsRssi > 37)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], Need to decrease bt power for HS mode!!\n"));
|
|
|
|
|
|
bRet = TRUE;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
if( (btRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(btRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], Need to decrease bt power for Wifi is connected!!\n"));
|
|
|
|
|
|
bRet = TRUE;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
return bRet;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwDacSwingLevel(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN u1Byte dacSwingLvl
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
u1Byte H2C_Parameter[1] ={0};
|
|
|
|
|
|
|
|
|
|
|
|
// There are several type of dacswing
|
|
|
|
|
|
// 0x18/ 0x10/ 0xc/ 0x8/ 0x4/ 0x6
|
|
|
|
|
|
H2C_Parameter[0] = dacSwingLvl;
|
|
|
|
|
|
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], Set Dac Swing Level=0x%x\n", dacSwingLvl));
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], FW write 0x64=0x%x\n", H2C_Parameter[0]));
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcFillH2c(pBtCoexist, 0x64, 1, H2C_Parameter);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwDecBtPwr(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bDecBtPwr
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
u1Byte H2C_Parameter[1] ={0};
|
|
|
|
|
|
|
|
|
|
|
|
H2C_Parameter[0] = 0;
|
|
|
|
|
|
|
|
|
|
|
|
if(bDecBtPwr)
|
|
|
|
|
|
{
|
|
|
|
|
|
H2C_Parameter[0] |= BIT1;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], decrease Bt Power : %s, FW write 0x62=0x%x\n",
|
|
|
|
|
|
(bDecBtPwr? "Yes!!":"No!!"), H2C_Parameter[0]));
|
|
|
|
|
|
|
|
|
|
|
|
rtw_warn_on(_BTCOEX_CSR);
|
|
|
|
|
|
pBtCoexist->fBtcFillH2c(pBtCoexist, 0x62, 1, H2C_Parameter);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bForceExec,
|
|
|
|
|
|
IN BOOLEAN bDecBtPwr
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], %s Dec BT power = %s\n",
|
|
|
|
|
|
(bForceExec? "force to":""), ((bDecBtPwr)? "ON":"OFF")));
|
|
|
|
|
|
pCoexDm->bCurDecBtPwr = bDecBtPwr;
|
|
|
|
|
|
|
|
|
|
|
|
if(!bForceExec)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pCoexDm->bPreDecBtPwr == pCoexDm->bCurDecBtPwr)
|
|
|
|
|
|
return;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
/* TODO: may CSR consider to decrease BT power? */
|
|
|
|
|
|
//halbtc8821aCsr2ant_SetFwDecBtPwr(pBtCoexist, pCoexDm->bCurDecBtPwr);
|
|
|
|
|
|
|
|
|
|
|
|
pCoexDm->bPreDecBtPwr = pCoexDm->bCurDecBtPwr;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_SetBtAutoReport(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bEnableAutoReport
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
u1Byte H2C_Parameter[1] ={0};
|
|
|
|
|
|
|
|
|
|
|
|
H2C_Parameter[0] = 0;
|
|
|
|
|
|
|
|
|
|
|
|
if(bEnableAutoReport)
|
|
|
|
|
|
{
|
|
|
|
|
|
H2C_Parameter[0] |= BIT0;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], BT FW auto report : %s, FW write 0x68=0x%x\n",
|
|
|
|
|
|
(bEnableAutoReport? "Enabled!!":"Disabled!!"), H2C_Parameter[0]));
|
|
|
|
|
|
|
|
|
|
|
|
rtw_warn_on(_BTCOEX_CSR);
|
|
|
|
|
|
pBtCoexist->fBtcFillH2c(pBtCoexist, 0x68, 1, H2C_Parameter);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_BtAutoReport(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bForceExec,
|
|
|
|
|
|
IN BOOLEAN bEnableAutoReport
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], %s BT Auto report = %s\n",
|
|
|
|
|
|
(bForceExec? "force to":""), ((bEnableAutoReport)? "Enabled":"Disabled")));
|
|
|
|
|
|
pCoexDm->bCurBtAutoReport = bEnableAutoReport;
|
|
|
|
|
|
|
|
|
|
|
|
if(!bForceExec)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pCoexDm->bPreBtAutoReport == pCoexDm->bCurBtAutoReport)
|
|
|
|
|
|
return;
|
|
|
|
|
|
}
|
|
|
|
|
|
//halbtc8821aCsr2ant_SetBtAutoReport(pBtCoexist, pCoexDm->bCurBtAutoReport);
|
|
|
|
|
|
|
|
|
|
|
|
pCoexDm->bPreBtAutoReport = pCoexDm->bCurBtAutoReport;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_FwDacSwingLvl(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bForceExec,
|
|
|
|
|
|
IN u1Byte fwDacSwingLvl
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], %s set FW Dac Swing level = %d\n",
|
|
|
|
|
|
(bForceExec? "force to":""), fwDacSwingLvl));
|
|
|
|
|
|
pCoexDm->curFwDacSwingLvl = fwDacSwingLvl;
|
|
|
|
|
|
|
|
|
|
|
|
if(!bForceExec)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pCoexDm->preFwDacSwingLvl == pCoexDm->curFwDacSwingLvl)
|
|
|
|
|
|
return;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwDacSwingLevel(pBtCoexist, pCoexDm->curFwDacSwingLvl);
|
|
|
|
|
|
|
|
|
|
|
|
pCoexDm->preFwDacSwingLvl = pCoexDm->curFwDacSwingLvl;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_SetSwRfRxLpfCorner(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bRxRfShrinkOn
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(bRxRfShrinkOn)
|
|
|
|
|
|
{
|
|
|
|
|
|
//Shrink RF Rx LPF corner
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Shrink RF Rx LPF corner!!\n"));
|
|
|
|
|
|
pBtCoexist->fBtcSetRfReg(pBtCoexist, BTC_RF_A, 0x1e, 0xfffff, 0xffffc);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
//Resume RF Rx LPF corner
|
|
|
|
|
|
// After initialized, we can use pCoexDm->btRf0x1eBackup
|
|
|
|
|
|
if(pBtCoexist->bInitilized)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Resume RF Rx LPF corner!!\n"));
|
|
|
|
|
|
pBtCoexist->fBtcSetRfReg(pBtCoexist, BTC_RF_A, 0x1e, 0xfffff, pCoexDm->btRf0x1eBackup);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_RfShrink(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bForceExec,
|
|
|
|
|
|
IN BOOLEAN bRxRfShrinkOn
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], %s turn Rx RF Shrink = %s\n",
|
|
|
|
|
|
(bForceExec? "force to":""), ((bRxRfShrinkOn)? "ON":"OFF")));
|
|
|
|
|
|
pCoexDm->bCurRfRxLpfShrink = bRxRfShrinkOn;
|
|
|
|
|
|
|
|
|
|
|
|
if(!bForceExec)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pCoexDm->bPreRfRxLpfShrink == pCoexDm->bCurRfRxLpfShrink)
|
|
|
|
|
|
return;
|
|
|
|
|
|
}
|
|
|
|
|
|
halbtc8821aCsr2ant_SetSwRfRxLpfCorner(pBtCoexist, pCoexDm->bCurRfRxLpfShrink);
|
|
|
|
|
|
|
|
|
|
|
|
pCoexDm->bPreRfRxLpfShrink = pCoexDm->bCurRfRxLpfShrink;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_SetSwPenaltyTxRateAdaptive(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bLowPenaltyRa
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
u1Byte H2C_Parameter[6] ={0};
|
|
|
|
|
|
|
|
|
|
|
|
H2C_Parameter[0] = 0x6; // opCode, 0x6= Retry_Penalty
|
|
|
|
|
|
|
|
|
|
|
|
if(bLowPenaltyRa)
|
|
|
|
|
|
{
|
|
|
|
|
|
H2C_Parameter[1] |= BIT0;
|
|
|
|
|
|
H2C_Parameter[2] = 0x00; //normal rate except MCS7/6/5, OFDM54/48/36
|
|
|
|
|
|
H2C_Parameter[3] = 0xf7; //MCS7 or OFDM54
|
|
|
|
|
|
H2C_Parameter[4] = 0xf8; //MCS6 or OFDM48
|
|
|
|
|
|
H2C_Parameter[5] = 0xf9; //MCS5 or OFDM36
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], set WiFi Low-Penalty Retry: %s",
|
|
|
|
|
|
(bLowPenaltyRa? "ON!!":"OFF!!") ));
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcFillH2c(pBtCoexist, 0x69, 6, H2C_Parameter);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_LowPenaltyRa(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bForceExec,
|
|
|
|
|
|
IN BOOLEAN bLowPenaltyRa
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], %s turn LowPenaltyRA = %s\n",
|
|
|
|
|
|
(bForceExec? "force to":""), ((bLowPenaltyRa)? "ON":"OFF")));
|
|
|
|
|
|
pCoexDm->bCurLowPenaltyRa = bLowPenaltyRa;
|
|
|
|
|
|
|
|
|
|
|
|
if(!bForceExec)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pCoexDm->bPreLowPenaltyRa == pCoexDm->bCurLowPenaltyRa)
|
|
|
|
|
|
return;
|
|
|
|
|
|
}
|
|
|
|
|
|
halbtc8821aCsr2ant_SetSwPenaltyTxRateAdaptive(pBtCoexist, pCoexDm->bCurLowPenaltyRa);
|
|
|
|
|
|
|
|
|
|
|
|
pCoexDm->bPreLowPenaltyRa = pCoexDm->bCurLowPenaltyRa;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_SetDacSwingReg(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN u4Byte level
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
u1Byte val=(u1Byte)level;
|
|
|
|
|
|
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Write SwDacSwing = 0x%x\n", level));
|
|
|
|
|
|
pBtCoexist->fBtcWrite1ByteBitMask(pBtCoexist, 0xc5b, 0x3e, val);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_SetSwFullTimeDacSwing(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bSwDacSwingOn,
|
|
|
|
|
|
IN u4Byte swDacSwingLvl
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(bSwDacSwingOn)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SetDacSwingReg(pBtCoexist, swDacSwingLvl);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SetDacSwingReg(pBtCoexist, 0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_DacSwing(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bForceExec,
|
|
|
|
|
|
IN BOOLEAN bDacSwingOn,
|
|
|
|
|
|
IN u4Byte dacSwingLvl
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], %s turn DacSwing=%s, dacSwingLvl=0x%x\n",
|
|
|
|
|
|
(bForceExec? "force to":""), ((bDacSwingOn)? "ON":"OFF"), dacSwingLvl));
|
|
|
|
|
|
pCoexDm->bCurDacSwingOn = bDacSwingOn;
|
|
|
|
|
|
pCoexDm->curDacSwingLvl = dacSwingLvl;
|
|
|
|
|
|
|
|
|
|
|
|
if(!bForceExec)
|
|
|
|
|
|
{
|
|
|
|
|
|
if( (pCoexDm->bPreDacSwingOn == pCoexDm->bCurDacSwingOn) &&
|
|
|
|
|
|
(pCoexDm->preDacSwingLvl == pCoexDm->curDacSwingLvl) )
|
|
|
|
|
|
return;
|
|
|
|
|
|
}
|
|
|
|
|
|
delay_ms(30);
|
|
|
|
|
|
halbtc8821aCsr2ant_SetSwFullTimeDacSwing(pBtCoexist, bDacSwingOn, dacSwingLvl);
|
|
|
|
|
|
|
|
|
|
|
|
pCoexDm->bPreDacSwingOn = pCoexDm->bCurDacSwingOn;
|
|
|
|
|
|
pCoexDm->preDacSwingLvl = pCoexDm->curDacSwingLvl;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_SetAdcBackOff(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bAdcBackOff
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(bAdcBackOff)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], BB BackOff Level On!\n"));
|
|
|
|
|
|
pBtCoexist->fBtcWrite1ByteBitMask(pBtCoexist, 0x8db, 0x60, 0x3);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], BB BackOff Level Off!\n"));
|
|
|
|
|
|
pBtCoexist->fBtcWrite1ByteBitMask(pBtCoexist, 0x8db, 0x60, 0x1);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_AdcBackOff(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bForceExec,
|
|
|
|
|
|
IN BOOLEAN bAdcBackOff
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], %s turn AdcBackOff = %s\n",
|
|
|
|
|
|
(bForceExec? "force to":""), ((bAdcBackOff)? "ON":"OFF")));
|
|
|
|
|
|
pCoexDm->bCurAdcBackOff = bAdcBackOff;
|
|
|
|
|
|
|
|
|
|
|
|
if(!bForceExec)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pCoexDm->bPreAdcBackOff == pCoexDm->bCurAdcBackOff)
|
|
|
|
|
|
return;
|
|
|
|
|
|
}
|
|
|
|
|
|
halbtc8821aCsr2ant_SetAdcBackOff(pBtCoexist, pCoexDm->bCurAdcBackOff);
|
|
|
|
|
|
|
|
|
|
|
|
pCoexDm->bPreAdcBackOff = pCoexDm->bCurAdcBackOff;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_SetAgcTable(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bAgcTableEn
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
u1Byte rssiAdjustVal=0;
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcSetRfReg(pBtCoexist, BTC_RF_A, 0xef, 0xfffff, 0x02000);
|
|
|
|
|
|
if(bAgcTableEn)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Agc Table On!\n"));
|
|
|
|
|
|
pBtCoexist->fBtcSetRfReg(pBtCoexist, BTC_RF_A, 0x3b, 0xfffff, 0x28F4B);
|
|
|
|
|
|
pBtCoexist->fBtcSetRfReg(pBtCoexist, BTC_RF_A, 0x3b, 0xfffff, 0x10AB2);
|
|
|
|
|
|
rssiAdjustVal = 8;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Agc Table Off!\n"));
|
|
|
|
|
|
pBtCoexist->fBtcSetRfReg(pBtCoexist, BTC_RF_A, 0x3b, 0xfffff, 0x2884B);
|
|
|
|
|
|
pBtCoexist->fBtcSetRfReg(pBtCoexist, BTC_RF_A, 0x3b, 0xfffff, 0x104B2);
|
|
|
|
|
|
}
|
|
|
|
|
|
pBtCoexist->fBtcSetRfReg(pBtCoexist, BTC_RF_A, 0xef, 0xfffff, 0x0);
|
|
|
|
|
|
|
|
|
|
|
|
// set rssiAdjustVal for wifi module.
|
|
|
|
|
|
pBtCoexist->fBtcSet(pBtCoexist, BTC_SET_U1_RSSI_ADJ_VAL_FOR_AGC_TABLE_ON, &rssiAdjustVal);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_AgcTable(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bForceExec,
|
|
|
|
|
|
IN BOOLEAN bAgcTableEn
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], %s %s Agc Table\n",
|
|
|
|
|
|
(bForceExec? "force to":""), ((bAgcTableEn)? "Enable":"Disable")));
|
|
|
|
|
|
pCoexDm->bCurAgcTableEn = bAgcTableEn;
|
|
|
|
|
|
|
|
|
|
|
|
if(!bForceExec)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pCoexDm->bPreAgcTableEn == pCoexDm->bCurAgcTableEn)
|
|
|
|
|
|
return;
|
|
|
|
|
|
}
|
|
|
|
|
|
halbtc8821aCsr2ant_SetAgcTable(pBtCoexist, bAgcTableEn);
|
|
|
|
|
|
|
|
|
|
|
|
pCoexDm->bPreAgcTableEn = pCoexDm->bCurAgcTableEn;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_SetCoexTable(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN u4Byte val0x6c0,
|
|
|
|
|
|
IN u4Byte val0x6c4,
|
|
|
|
|
|
IN u4Byte val0x6c8,
|
|
|
|
|
|
IN u1Byte val0x6cc
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], set coex table, set 0x6c0=0x%x\n", val0x6c0));
|
|
|
|
|
|
pBtCoexist->fBtcWrite4Byte(pBtCoexist, 0x6c0, val0x6c0);
|
|
|
|
|
|
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], set coex table, set 0x6c4=0x%x\n", val0x6c4));
|
|
|
|
|
|
pBtCoexist->fBtcWrite4Byte(pBtCoexist, 0x6c4, val0x6c4);
|
|
|
|
|
|
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], set coex table, set 0x6c8=0x%x\n", val0x6c8));
|
|
|
|
|
|
pBtCoexist->fBtcWrite4Byte(pBtCoexist, 0x6c8, val0x6c8);
|
|
|
|
|
|
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], set coex table, set 0x6cc=0x%x\n", val0x6cc));
|
|
|
|
|
|
pBtCoexist->fBtcWrite1Byte(pBtCoexist, 0x6cc, val0x6cc);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexTable(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bForceExec,
|
|
|
|
|
|
IN u4Byte val0x6c0,
|
|
|
|
|
|
IN u4Byte val0x6c4,
|
|
|
|
|
|
IN u4Byte val0x6c8,
|
|
|
|
|
|
IN u1Byte val0x6cc
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], %s write Coex Table 0x6c0=0x%x, 0x6c4=0x%x, 0x6c8=0x%x, 0x6cc=0x%x\n",
|
|
|
|
|
|
(bForceExec? "force to":""), val0x6c0, val0x6c4, val0x6c8, val0x6cc));
|
|
|
|
|
|
pCoexDm->curVal0x6c0 = val0x6c0;
|
|
|
|
|
|
pCoexDm->curVal0x6c4 = val0x6c4;
|
|
|
|
|
|
pCoexDm->curVal0x6c8 = val0x6c8;
|
|
|
|
|
|
pCoexDm->curVal0x6cc = val0x6cc;
|
|
|
|
|
|
|
|
|
|
|
|
if(!bForceExec)
|
|
|
|
|
|
{
|
|
|
|
|
|
if( (pCoexDm->preVal0x6c0 == pCoexDm->curVal0x6c0) &&
|
|
|
|
|
|
(pCoexDm->preVal0x6c4 == pCoexDm->curVal0x6c4) &&
|
|
|
|
|
|
(pCoexDm->preVal0x6c8 == pCoexDm->curVal0x6c8) &&
|
|
|
|
|
|
(pCoexDm->preVal0x6cc == pCoexDm->curVal0x6cc) )
|
|
|
|
|
|
return;
|
|
|
|
|
|
}
|
|
|
|
|
|
halbtc8821aCsr2ant_SetCoexTable(pBtCoexist, val0x6c0, val0x6c4, val0x6c8, val0x6cc);
|
|
|
|
|
|
|
|
|
|
|
|
pCoexDm->preVal0x6c0 = pCoexDm->curVal0x6c0;
|
|
|
|
|
|
pCoexDm->preVal0x6c4 = pCoexDm->curVal0x6c4;
|
|
|
|
|
|
pCoexDm->preVal0x6c8 = pCoexDm->curVal0x6c8;
|
|
|
|
|
|
pCoexDm->preVal0x6cc = pCoexDm->curVal0x6cc;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwIgnoreWlanAct(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bEnable
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
u1Byte H2C_Parameter[1] ={0};
|
|
|
|
|
|
|
|
|
|
|
|
if(bEnable)
|
|
|
|
|
|
{
|
|
|
|
|
|
H2C_Parameter[0] |= BIT0; // function enable
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], set FW for BT Ignore Wlan_Act, FW write 0x63=0x%x\n",
|
|
|
|
|
|
H2C_Parameter[0]));
|
|
|
|
|
|
|
|
|
|
|
|
rtw_warn_on(_BTCOEX_CSR);
|
|
|
|
|
|
pBtCoexist->fBtcFillH2c(pBtCoexist, 0x63, 1, H2C_Parameter);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_IgnoreWlanAct(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bForceExec,
|
|
|
|
|
|
IN BOOLEAN bEnable
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], %s turn Ignore WlanAct %s\n",
|
|
|
|
|
|
(bForceExec? "force to":""), (bEnable? "ON":"OFF")));
|
|
|
|
|
|
pCoexDm->bCurIgnoreWlanAct = bEnable;
|
|
|
|
|
|
|
|
|
|
|
|
if(!bForceExec)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pCoexDm->bPreIgnoreWlanAct == pCoexDm->bCurIgnoreWlanAct)
|
|
|
|
|
|
return;
|
|
|
|
|
|
}
|
|
|
|
|
|
//halbtc8821aCsr2ant_SetFwIgnoreWlanAct(pBtCoexist, bEnable);
|
|
|
|
|
|
|
|
|
|
|
|
pCoexDm->bPreIgnoreWlanAct = pCoexDm->bCurIgnoreWlanAct;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN u1Byte byte1,
|
|
|
|
|
|
IN u1Byte byte2,
|
|
|
|
|
|
IN u1Byte byte3,
|
|
|
|
|
|
IN u1Byte byte4,
|
|
|
|
|
|
IN u1Byte byte5
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
u1Byte H2C_Parameter[6] ={0};
|
|
|
|
|
|
|
|
|
|
|
|
H2C_Parameter[0] = byte1;
|
|
|
|
|
|
H2C_Parameter[1] = byte2;
|
|
|
|
|
|
H2C_Parameter[2] = byte3;
|
|
|
|
|
|
H2C_Parameter[3] = byte4;
|
|
|
|
|
|
H2C_Parameter[4] = byte5;
|
|
|
|
|
|
H2C_Parameter[5] = 0x01;
|
|
|
|
|
|
|
|
|
|
|
|
pCoexDm->psTdmaPara[0] = byte1;
|
|
|
|
|
|
pCoexDm->psTdmaPara[1] = byte2;
|
|
|
|
|
|
pCoexDm->psTdmaPara[2] = byte3;
|
|
|
|
|
|
pCoexDm->psTdmaPara[3] = byte4;
|
|
|
|
|
|
pCoexDm->psTdmaPara[4] = byte5;
|
|
|
|
|
|
pCoexDm->psTdmaPara[5] = 0x01;
|
|
|
|
|
|
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], FW write 0x60(6bytes)=0x%x%08x%02x\n",
|
|
|
|
|
|
H2C_Parameter[0],
|
|
|
|
|
|
H2C_Parameter[1]<<24|H2C_Parameter[2]<<16|H2C_Parameter[3]<<8|H2C_Parameter[4], H2C_Parameter[5]));
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcFillH2c(pBtCoexist, 0x60, 6, H2C_Parameter);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bShrinkRxLPF,
|
|
|
|
|
|
IN BOOLEAN bLowPenaltyRA,
|
|
|
|
|
|
IN BOOLEAN bLimitedDIG,
|
|
|
|
|
|
IN BOOLEAN bBTLNAConstrain
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
u4Byte wifiBw;
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_U4_WIFI_BW, &wifiBw);
|
|
|
|
|
|
|
|
|
|
|
|
if(BTC_WIFI_BW_HT40 != wifiBw) //only shrink RF Rx LPF for HT40
|
|
|
|
|
|
{
|
|
|
|
|
|
if (bShrinkRxLPF)
|
|
|
|
|
|
bShrinkRxLPF = FALSE;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_RfShrink(pBtCoexist, NORMAL_EXEC, bShrinkRxLPF);
|
|
|
|
|
|
halbtc8821aCsr2ant_LowPenaltyRa(pBtCoexist, NORMAL_EXEC, bLowPenaltyRA);
|
|
|
|
|
|
|
|
|
|
|
|
//no limited DIG
|
|
|
|
|
|
//halbtc8821aCsr2ant_SetBtLnaConstrain(pBtCoexist, NORMAL_EXEC, bBTLNAConstrain);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bAGCTableShift,
|
|
|
|
|
|
IN BOOLEAN bADCBackOff,
|
|
|
|
|
|
IN BOOLEAN bSWDACSwing,
|
|
|
|
|
|
IN u4Byte dacSwingLvl
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
//halbtc8821aCsr2ant_AgcTable(pBtCoexist, NORMAL_EXEC, bAGCTableShift);
|
|
|
|
|
|
halbtc8821aCsr2ant_AdcBackOff(pBtCoexist, NORMAL_EXEC, bADCBackOff);
|
|
|
|
|
|
halbtc8821aCsr2ant_DacSwing(pBtCoexist, NORMAL_EXEC, bSWDACSwing, dacSwingLvl);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_SetAntPath(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN u1Byte antPosType,
|
|
|
|
|
|
IN BOOLEAN bInitHwCfg,
|
|
|
|
|
|
IN BOOLEAN bWifiOff
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
PBTC_BOARD_INFO pBoardInfo=&pBtCoexist->boardInfo;
|
|
|
|
|
|
u4Byte u4Tmp=0;
|
|
|
|
|
|
u1Byte H2C_Parameter[2] ={0};
|
|
|
|
|
|
|
|
|
|
|
|
if(bInitHwCfg)
|
|
|
|
|
|
{
|
|
|
|
|
|
// 0x4c[23]=0, 0x4c[24]=1 Antenna control by WL/BT
|
|
|
|
|
|
u4Tmp = pBtCoexist->fBtcRead4Byte(pBtCoexist, 0x4c);
|
|
|
|
|
|
u4Tmp &=~BIT23;
|
|
|
|
|
|
u4Tmp |= BIT24;
|
|
|
|
|
|
pBtCoexist->fBtcWrite4Byte(pBtCoexist, 0x4c, u4Tmp);
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcWrite4Byte(pBtCoexist, 0x974, 0x3ff);
|
|
|
|
|
|
pBtCoexist->fBtcWrite1Byte(pBtCoexist, 0xcb4, 0x77);
|
|
|
|
|
|
|
|
|
|
|
|
if(pBoardInfo->btdmAntPos == BTC_ANTENNA_AT_MAIN_PORT)
|
|
|
|
|
|
{
|
|
|
|
|
|
//tell firmware "antenna inverse" ==> WRONG firmware antenna control code.==>need fw to fix
|
|
|
|
|
|
H2C_Parameter[0] = 1;
|
|
|
|
|
|
H2C_Parameter[1] = 1;
|
|
|
|
|
|
pBtCoexist->fBtcFillH2c(pBtCoexist, 0x65, 2, H2C_Parameter);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
//tell firmware "no antenna inverse" ==> WRONG firmware antenna control code.==>need fw to fix
|
|
|
|
|
|
H2C_Parameter[0] = 0;
|
|
|
|
|
|
H2C_Parameter[1] = 1;
|
|
|
|
|
|
pBtCoexist->fBtcFillH2c(pBtCoexist, 0x65, 2, H2C_Parameter);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// ext switch setting
|
|
|
|
|
|
switch(antPosType)
|
|
|
|
|
|
{
|
|
|
|
|
|
case BTC_ANT_WIFI_AT_MAIN:
|
|
|
|
|
|
pBtCoexist->fBtcWrite1ByteBitMask(pBtCoexist, 0xcb7, 0x30, 0x1);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case BTC_ANT_WIFI_AT_AUX:
|
|
|
|
|
|
pBtCoexist->fBtcWrite1ByteBitMask(pBtCoexist, 0xcb7, 0x30, 0x2);
|
|
|
|
|
|
break;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bForceExec,
|
|
|
|
|
|
IN BOOLEAN bTurnOn,
|
|
|
|
|
|
IN u1Byte type
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
BOOLEAN bTurnOnByCnt=FALSE;
|
|
|
|
|
|
u1Byte psTdmaTypeByCnt=0;
|
|
|
|
|
|
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], %s turn %s PS TDMA, type=%d\n",
|
|
|
|
|
|
(bForceExec? "force to":""), (bTurnOn? "ON":"OFF"), type));
|
|
|
|
|
|
pCoexDm->bCurPsTdmaOn = bTurnOn;
|
|
|
|
|
|
pCoexDm->curPsTdma = type;
|
|
|
|
|
|
|
|
|
|
|
|
if(!bForceExec)
|
|
|
|
|
|
{
|
|
|
|
|
|
if( (pCoexDm->bPrePsTdmaOn == pCoexDm->bCurPsTdmaOn) &&
|
|
|
|
|
|
(pCoexDm->prePsTdma == pCoexDm->curPsTdma) )
|
|
|
|
|
|
return;
|
|
|
|
|
|
}
|
|
|
|
|
|
if(bTurnOn)
|
|
|
|
|
|
{
|
|
|
|
|
|
switch(type)
|
|
|
|
|
|
{
|
|
|
|
|
|
case 1:
|
|
|
|
|
|
default:
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0xe3, 0x1a, 0x1a, 0xe1, 0x90);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 2:
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0xe3, 0x12, 0x12, 0xe1, 0x90);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 3:
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0xe3, 0x1c, 0x3, 0xf1, 0x90);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 4:
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0xe3, 0x10, 0x03, 0xf1, 0x90);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 5:
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0xe3, 0x1a, 0x1a, 0x60, 0x90);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 6:
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0xe3, 0x12, 0x12, 0x60, 0x90);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 7:
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0xe3, 0x1c, 0x3, 0x70, 0x90);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 8:
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0xa3, 0x10, 0x3, 0x70, 0x90);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 9:
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0xe3, 0x1a, 0x1a, 0xe1, 0x90);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 10:
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0xe3, 0x12, 0x12, 0xe1, 0x90);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 11:
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0xe3, 0xa, 0xa, 0xe1, 0x90);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 12:
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0xe3, 0x5, 0x5, 0xe1, 0x90);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 13:
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0xe3, 0x1a, 0x1a, 0x60, 0x90);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 14:
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0xe3, 0x12, 0x12, 0x60, 0x90);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 15:
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0xe3, 0xa, 0xa, 0x60, 0x90);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 16:
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0xe3, 0x5, 0x5, 0x60, 0x90);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 17:
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0xa3, 0x2f, 0x2f, 0x60, 0x90);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 18:
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0xe3, 0x5, 0x5, 0xe1, 0x90);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 19:
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0xe3, 0x25, 0x25, 0xe1, 0x90);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 20:
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0xe3, 0x25, 0x25, 0x60, 0x90);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 21:
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0xe3, 0x15, 0x03, 0x70, 0x90);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 22: //ad2dp master
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0xeb, 0x11, 0x11, 0x21, 0x10);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 23: //a2dp slave
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0xeb, 0x12, 0x12, 0x20, 0x10);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 71:
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0xe3, 0x1a, 0x1a, 0xe1, 0x90);
|
|
|
|
|
|
break;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
// disable PS tdma
|
|
|
|
|
|
switch(type)
|
|
|
|
|
|
{
|
|
|
|
|
|
case 0:
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0x0, 0x0, 0x0, 0x40, 0x0);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case 1:
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0x0, 0x0, 0x0, 0x48, 0x0);
|
|
|
|
|
|
break;
|
|
|
|
|
|
default:
|
|
|
|
|
|
halbtc8821aCsr2ant_SetFwPstdma(pBtCoexist, 0x0, 0x0, 0x0, 0x40, 0x0);
|
|
|
|
|
|
break;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// update pre state
|
|
|
|
|
|
pCoexDm->bPrePsTdmaOn = pCoexDm->bCurPsTdmaOn;
|
|
|
|
|
|
pCoexDm->prePsTdma = pCoexDm->curPsTdma;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexAllOff(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
// fw all off
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, FALSE, 1);
|
|
|
|
|
|
halbtc8821aCsr2ant_FwDacSwingLvl(pBtCoexist, NORMAL_EXEC, 6);
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, FALSE);
|
|
|
|
|
|
|
|
|
|
|
|
// sw all off
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
|
|
|
|
|
|
// hw all off
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexTable(pBtCoexist, NORMAL_EXEC, 0x55555555, 0x55555555, 0xffff, 0x3);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexUnder5G(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexAllOff(pBtCoexist);
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_IgnoreWlanAct(pBtCoexist, NORMAL_EXEC, TRUE);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_InitCoexDm(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
// force to reset coex mechanism
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexTable(pBtCoexist, FORCE_EXEC, 0x55555555, 0x55555555, 0xffff, 0x3);
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, FORCE_EXEC, FALSE, 1);
|
|
|
|
|
|
halbtc8821aCsr2ant_FwDacSwingLvl(pBtCoexist, FORCE_EXEC, 6);
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, FORCE_EXEC, FALSE);
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_BtInquiryPage(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
BOOLEAN bLowPwrDisable=TRUE;
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcSet(pBtCoexist, BTC_SET_ACT_DISABLE_LOW_POWER, &bLowPwrDisable);
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexTable(pBtCoexist, NORMAL_EXEC, 0x55ff55ff, 0x5afa5afa, 0xffff, 0x3);
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 3);
|
|
|
|
|
|
}
|
|
|
|
|
|
BOOLEAN
|
|
|
|
|
|
halbtc8821aCsr2ant_IsCommonAction(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
BOOLEAN bCommon=FALSE, bWifiConnected=FALSE, bWifiBusy=FALSE;
|
|
|
|
|
|
BOOLEAN bLowPwrDisable=FALSE;
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_BL_WIFI_CONNECTED, &bWifiConnected);
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_BL_WIFI_BUSY, &bWifiBusy);
|
|
|
|
|
|
|
|
|
|
|
|
if(!bWifiConnected &&
|
|
|
|
|
|
BT_8821A_CSR_2ANT_BT_STATUS_IDLE == pCoexDm->btStatus)
|
|
|
|
|
|
{
|
|
|
|
|
|
bLowPwrDisable = FALSE;
|
|
|
|
|
|
pBtCoexist->fBtcSet(pBtCoexist, BTC_SET_ACT_DISABLE_LOW_POWER, &bLowPwrDisable);
|
|
|
|
|
|
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Wifi IPS + BT IPS!!\n"));
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, FALSE, 1);
|
|
|
|
|
|
halbtc8821aCsr2ant_FwDacSwingLvl(pBtCoexist, NORMAL_EXEC, 6);
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, FALSE);
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
halbtc8821aCsr2ant_LimitedTx(pBtCoexist, NORMAL_EXEC, 0, 0, 0, 0, 0);
|
|
|
|
|
|
halbtc8821aCsr2ant_LimitedRx(pBtCoexist, NORMAL_EXEC, 0, 0, 0);
|
|
|
|
|
|
|
|
|
|
|
|
bCommon = TRUE;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(bWifiConnected &&
|
|
|
|
|
|
(BT_8821A_CSR_2ANT_BT_STATUS_IDLE == pCoexDm->btStatus) )
|
|
|
|
|
|
{
|
|
|
|
|
|
bLowPwrDisable = FALSE;
|
|
|
|
|
|
pBtCoexist->fBtcSet(pBtCoexist, BTC_SET_ACT_DISABLE_LOW_POWER, &bLowPwrDisable);
|
|
|
|
|
|
|
|
|
|
|
|
if(bWifiBusy)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Wifi Busy + BT IPS!!\n"));
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, FALSE, 1);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Wifi LPS + BT IPS!!\n"));
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, FALSE, 1);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_FwDacSwingLvl(pBtCoexist, NORMAL_EXEC, 6);
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, FALSE);
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
halbtc8821aCsr2ant_LimitedTx(pBtCoexist, NORMAL_EXEC, 0, 0, 0, 0, 0);
|
|
|
|
|
|
halbtc8821aCsr2ant_LimitedRx(pBtCoexist, NORMAL_EXEC, 0, 0, 0);
|
|
|
|
|
|
|
|
|
|
|
|
bCommon = TRUE;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(!bWifiConnected &&
|
|
|
|
|
|
(BT_8821A_CSR_2ANT_BT_STATUS_CONNECTED_IDLE == pCoexDm->btStatus) )
|
|
|
|
|
|
{
|
|
|
|
|
|
bLowPwrDisable = TRUE;
|
|
|
|
|
|
pBtCoexist->fBtcSet(pBtCoexist, BTC_SET_ACT_DISABLE_LOW_POWER, &bLowPwrDisable);
|
|
|
|
|
|
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Wifi IPS + BT LPS!!\n"));
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, FALSE, 1);
|
|
|
|
|
|
halbtc8821aCsr2ant_FwDacSwingLvl(pBtCoexist, NORMAL_EXEC, 6);
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, FALSE);
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
halbtc8821aCsr2ant_LimitedTx(pBtCoexist, NORMAL_EXEC, 0, 0, 0, 0, 0);
|
|
|
|
|
|
halbtc8821aCsr2ant_LimitedRx(pBtCoexist, NORMAL_EXEC, 0, 0, 0);
|
|
|
|
|
|
|
|
|
|
|
|
bCommon = TRUE;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(bWifiConnected &&
|
|
|
|
|
|
(BT_8821A_CSR_2ANT_BT_STATUS_CONNECTED_IDLE == pCoexDm->btStatus) )
|
|
|
|
|
|
{
|
|
|
|
|
|
bLowPwrDisable = TRUE;
|
|
|
|
|
|
pBtCoexist->fBtcSet(pBtCoexist, BTC_SET_ACT_DISABLE_LOW_POWER, &bLowPwrDisable);
|
|
|
|
|
|
|
|
|
|
|
|
if(bWifiBusy)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Wifi Busy + BT LPS!!\n"));
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, FALSE, 1);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Wifi LPS + BT LPS!!\n"));
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, FALSE, 1);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_FwDacSwingLvl(pBtCoexist, NORMAL_EXEC, 6);
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, FALSE);
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,TRUE,TRUE,TRUE,TRUE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
halbtc8821aCsr2ant_LimitedTx(pBtCoexist, NORMAL_EXEC, 0, 0, 0, 0, 0);
|
|
|
|
|
|
halbtc8821aCsr2ant_LimitedRx(pBtCoexist, NORMAL_EXEC, 0, 0, 0);
|
|
|
|
|
|
|
|
|
|
|
|
bCommon = TRUE;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(!bWifiConnected &&
|
|
|
|
|
|
(BT_8821A_CSR_2ANT_BT_STATUS_NON_IDLE == pCoexDm->btStatus) )
|
|
|
|
|
|
{
|
|
|
|
|
|
bLowPwrDisable = FALSE;
|
|
|
|
|
|
pBtCoexist->fBtcSet(pBtCoexist, BTC_SET_ACT_DISABLE_LOW_POWER, &bLowPwrDisable);
|
|
|
|
|
|
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Wifi IPS + BT Busy!!\n"));
|
|
|
|
|
|
|
|
|
|
|
|
//halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, FALSE, 1);
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, FALSE, 0);
|
|
|
|
|
|
halbtc8821aCsr2ant_FwDacSwingLvl(pBtCoexist, NORMAL_EXEC, 6);
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, FALSE);
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
halbtc8821aCsr2ant_LimitedTx(pBtCoexist, NORMAL_EXEC, 0, 0, 0, 0, 0);
|
|
|
|
|
|
halbtc8821aCsr2ant_LimitedRx(pBtCoexist, NORMAL_EXEC, 0, 0, 0);
|
|
|
|
|
|
|
|
|
|
|
|
bCommon = TRUE;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
bLowPwrDisable = TRUE;
|
|
|
|
|
|
pBtCoexist->fBtcSet(pBtCoexist, BTC_SET_ACT_DISABLE_LOW_POWER, &bLowPwrDisable);
|
|
|
|
|
|
|
|
|
|
|
|
if(bWifiBusy)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Wifi Busy + BT Busy!!\n"));
|
|
|
|
|
|
bCommon = FALSE;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Wifi LPS + BT Busy!!\n"));
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 21);
|
|
|
|
|
|
|
|
|
|
|
|
if(halbtc8821aCsr2ant_NeedToDecBtPwr(pBtCoexist))
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, TRUE);
|
|
|
|
|
|
else
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, FALSE);
|
|
|
|
|
|
|
|
|
|
|
|
bCommon = TRUE;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,TRUE,TRUE,TRUE,TRUE);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
if (bCommon == TRUE)
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexTable(pBtCoexist, NORMAL_EXEC, 0x55ff55ff, 0x5afa5afa, 0xffff, 0x3);
|
|
|
|
|
|
|
|
|
|
|
|
return bCommon;
|
|
|
|
|
|
}
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bScoHid,
|
|
|
|
|
|
IN BOOLEAN bTxPause,
|
|
|
|
|
|
IN u1Byte maxInterval
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
static s4Byte up,dn,m,n,WaitCount;
|
|
|
|
|
|
s4Byte result; //0: no change, +1: increase WiFi duration, -1: decrease WiFi duration
|
|
|
|
|
|
u1Byte retryCount=0;
|
|
|
|
|
|
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], TdmaDurationAdjust()\n"));
|
|
|
|
|
|
|
|
|
|
|
|
if(pCoexDm->bResetTdmaAdjust)
|
|
|
|
|
|
{
|
|
|
|
|
|
pCoexDm->bResetTdmaAdjust = FALSE;
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], first run TdmaDurationAdjust()!!\n"));
|
|
|
|
|
|
{
|
|
|
|
|
|
if(bScoHid)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(bTxPause)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(maxInterval == 1)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 13);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 13;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(maxInterval == 2)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 14);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 14;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(maxInterval == 3)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 15);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 15;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 15);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 15;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
if(maxInterval == 1)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 9);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 9;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(maxInterval == 2)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 10);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 10;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(maxInterval == 3)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 11);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 11;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 11);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 11;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
if(bTxPause)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(maxInterval == 1)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 5);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 5;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(maxInterval == 2)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 6);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 6;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(maxInterval == 3)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 7);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 7;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 7);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 7;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
if(maxInterval == 1)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 1);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 1;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(maxInterval == 2)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 2);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 2;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(maxInterval == 3)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 3);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 3;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 3);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 3;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
//============
|
|
|
|
|
|
up = 0;
|
|
|
|
|
|
dn = 0;
|
|
|
|
|
|
m = 1;
|
|
|
|
|
|
n= 3;
|
|
|
|
|
|
result = 0;
|
|
|
|
|
|
WaitCount = 0;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
//accquire the BT TRx retry count from BT_Info byte2
|
|
|
|
|
|
retryCount = pCoexSta->btRetryCnt;
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], retryCount = %d\n", retryCount));
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], up=%d, dn=%d, m=%d, n=%d, WaitCount=%d\n",
|
|
|
|
|
|
up, dn, m, n, WaitCount));
|
|
|
|
|
|
result = 0;
|
|
|
|
|
|
WaitCount++;
|
|
|
|
|
|
|
|
|
|
|
|
if(retryCount == 0) // no retry in the last 2-second duration
|
|
|
|
|
|
{
|
|
|
|
|
|
up++;
|
|
|
|
|
|
dn--;
|
|
|
|
|
|
|
|
|
|
|
|
if (dn <= 0)
|
|
|
|
|
|
dn = 0;
|
|
|
|
|
|
|
|
|
|
|
|
if(up >= n) // if <20>s<EFBFBD><73> n <20><>2<EFBFBD><32> retry count<6E><74>0, <20>h<EFBFBD>ռeWiFi duration
|
|
|
|
|
|
{
|
|
|
|
|
|
WaitCount = 0;
|
|
|
|
|
|
n = 3;
|
|
|
|
|
|
up = 0;
|
|
|
|
|
|
dn = 0;
|
|
|
|
|
|
result = 1;
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], Increase wifi duration!!\n"));
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else if (retryCount <= 3) // <=3 retry in the last 2-second duration
|
|
|
|
|
|
{
|
|
|
|
|
|
up--;
|
|
|
|
|
|
dn++;
|
|
|
|
|
|
|
|
|
|
|
|
if (up <= 0)
|
|
|
|
|
|
up = 0;
|
|
|
|
|
|
|
|
|
|
|
|
if (dn == 2) // if <20>s<EFBFBD><73> 2 <20><>2<EFBFBD><32> retry count< 3, <20>h<EFBFBD>կ<EFBFBD>WiFi duration
|
|
|
|
|
|
{
|
|
|
|
|
|
if (WaitCount <= 2)
|
|
|
|
|
|
m++; // <20>קK<D7A7>@<40><><EFBFBD>b<EFBFBD><62><EFBFBD><EFBFBD>level<65><6C><EFBFBD>Ӧ^
|
|
|
|
|
|
else
|
|
|
|
|
|
m = 1;
|
|
|
|
|
|
|
|
|
|
|
|
if ( m >= 20) //m <20>̤j<CCA4><6A> = 20 ' <20>̤j120<32><30> recheck<63>O<EFBFBD>_<EFBFBD>վ<EFBFBD> WiFi duration.
|
|
|
|
|
|
m = 20;
|
|
|
|
|
|
|
|
|
|
|
|
n = 3*m;
|
|
|
|
|
|
up = 0;
|
|
|
|
|
|
dn = 0;
|
|
|
|
|
|
WaitCount = 0;
|
|
|
|
|
|
result = -1;
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], Decrease wifi duration for retryCounter<3!!\n"));
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else //retry count > 3, <20>u<EFBFBD>n1<6E><31> retry count > 3, <20>h<EFBFBD>կ<EFBFBD>WiFi duration
|
|
|
|
|
|
{
|
|
|
|
|
|
if (WaitCount == 1)
|
|
|
|
|
|
m++; // <20>קK<D7A7>@<40><><EFBFBD>b<EFBFBD><62><EFBFBD><EFBFBD>level<65><6C><EFBFBD>Ӧ^
|
|
|
|
|
|
else
|
|
|
|
|
|
m = 1;
|
|
|
|
|
|
|
|
|
|
|
|
if ( m >= 20) //m <20>̤j<CCA4><6A> = 20 ' <20>̤j120<32><30> recheck<63>O<EFBFBD>_<EFBFBD>վ<EFBFBD> WiFi duration.
|
|
|
|
|
|
m = 20;
|
|
|
|
|
|
|
|
|
|
|
|
n = 3*m;
|
|
|
|
|
|
up = 0;
|
|
|
|
|
|
dn = 0;
|
|
|
|
|
|
WaitCount = 0;
|
|
|
|
|
|
result = -1;
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], Decrease wifi duration for retryCounter>3!!\n"));
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], max Interval = %d\n", maxInterval));
|
|
|
|
|
|
if(maxInterval == 1)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(bTxPause)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], TxPause = 1\n"));
|
|
|
|
|
|
|
|
|
|
|
|
if(pCoexDm->curPsTdma == 71)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 5);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 5;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 1)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 5);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 5;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 2)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 6);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 6;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 3)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 7);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 7;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 4)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 8);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 8;
|
|
|
|
|
|
}
|
|
|
|
|
|
if(pCoexDm->curPsTdma == 9)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 13);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 13;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 10)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 14);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 14;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 11)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 15);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 15;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 12)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 16);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 16;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
if(result == -1)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pCoexDm->curPsTdma == 5)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 6);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 6;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 6)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 7);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 7;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 7)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 8);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 8;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 13)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 14);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 14;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 14)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 15);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 15;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 15)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 16);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 16;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else if (result == 1)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pCoexDm->curPsTdma == 8)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 7);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 7;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 7)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 6);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 6;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 6)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 5);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 5;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 16)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 15);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 15;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 15)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 14);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 14;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 14)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 13);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 13;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], TxPause = 0\n"));
|
|
|
|
|
|
if(pCoexDm->curPsTdma == 5)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 71);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 71;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 6)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 2);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 2;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 7)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 3);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 3;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 8)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 4);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 4;
|
|
|
|
|
|
}
|
|
|
|
|
|
if(pCoexDm->curPsTdma == 13)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 9);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 9;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 14)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 10);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 10;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 15)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 11);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 11;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 16)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 12);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 12;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
if(result == -1)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pCoexDm->curPsTdma == 71)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 1);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 1;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 1)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 2);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 2;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 2)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 3);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 3;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 3)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 4);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 4;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 9)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 10);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 10;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 10)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 11);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 11;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 11)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 12);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 12;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else if (result == 1)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pCoexDm->curPsTdma == 4)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 3);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 3;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 3)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 2);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 2;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 2)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 1);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 1;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 1)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 71);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 71;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 12)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 11);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 11;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 11)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 10);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 10;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 10)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 9);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 9;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(maxInterval == 2)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(bTxPause)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], TxPause = 1\n"));
|
|
|
|
|
|
if(pCoexDm->curPsTdma == 1)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 6);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 6;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 2)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 6);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 6;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 3)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 7);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 7;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 4)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 8);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 8;
|
|
|
|
|
|
}
|
|
|
|
|
|
if(pCoexDm->curPsTdma == 9)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 14);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 14;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 10)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 14);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 14;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 11)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 15);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 15;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 12)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 16);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 16;
|
|
|
|
|
|
}
|
|
|
|
|
|
if(result == -1)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pCoexDm->curPsTdma == 5)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 6);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 6;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 6)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 7);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 7;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 7)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 8);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 8;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 13)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 14);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 14;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 14)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 15);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 15;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 15)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 16);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 16;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else if (result == 1)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pCoexDm->curPsTdma == 8)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 7);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 7;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 7)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 6);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 6;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 6)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 6);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 6;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 16)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 15);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 15;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 15)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 14);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 14;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 14)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 14);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 14;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], TxPause = 0\n"));
|
|
|
|
|
|
if(pCoexDm->curPsTdma == 5)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 2);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 2;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 6)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 2);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 2;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 7)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 3);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 3;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 8)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 4);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 4;
|
|
|
|
|
|
}
|
|
|
|
|
|
if(pCoexDm->curPsTdma == 13)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 10);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 10;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 14)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 10);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 10;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 15)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 11);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 11;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 16)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 12);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 12;
|
|
|
|
|
|
}
|
|
|
|
|
|
if(result == -1)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pCoexDm->curPsTdma == 1)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 2);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 2;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 2)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 3);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 3;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 3)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 4);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 4;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 9)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 10);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 10;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 10)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 11);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 11;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 11)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 12);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 12;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else if (result == 1)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pCoexDm->curPsTdma == 4)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 3);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 3;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 3)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 2);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 2;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 2)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 2);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 2;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 12)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 11);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 11;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 11)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 10);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 10;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 10)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 10);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 10;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(maxInterval == 3)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(bTxPause)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], TxPause = 1\n"));
|
|
|
|
|
|
if(pCoexDm->curPsTdma == 1)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 7);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 7;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 2)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 7);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 7;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 3)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 7);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 7;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 4)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 8);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 8;
|
|
|
|
|
|
}
|
|
|
|
|
|
if(pCoexDm->curPsTdma == 9)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 15);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 15;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 10)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 15);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 15;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 11)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 15);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 15;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 12)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 16);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 16;
|
|
|
|
|
|
}
|
|
|
|
|
|
if(result == -1)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pCoexDm->curPsTdma == 5)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 7);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 7;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 6)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 7);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 7;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 7)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 8);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 8;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 13)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 15);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 15;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 14)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 15);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 15;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 15)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 16);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 16;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else if (result == 1)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pCoexDm->curPsTdma == 8)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 7);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 7;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 7)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 7);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 7;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 6)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 7);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 7;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 16)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 15);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 15;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 15)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 15);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 15;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 14)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 15);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 15;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], TxPause = 0\n"));
|
|
|
|
|
|
if(pCoexDm->curPsTdma == 5)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 3);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 3;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 6)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 3);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 3;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 7)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 3);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 3;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 8)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 4);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 4;
|
|
|
|
|
|
}
|
|
|
|
|
|
if(pCoexDm->curPsTdma == 13)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 11);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 11;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 14)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 11);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 11;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 15)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 11);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 11;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 16)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 12);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 12;
|
|
|
|
|
|
}
|
|
|
|
|
|
if(result == -1)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pCoexDm->curPsTdma == 1)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 3);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 3;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 2)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 3);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 3;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 3)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 4);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 4;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 9)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 11);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 11;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 10)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 11);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 11;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 11)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 12);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 12;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else if (result == 1)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pCoexDm->curPsTdma == 4)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 3);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 3;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 3)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 3);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 3;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 2)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 3);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 3;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 12)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 11);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 11;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 11)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 11);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 11;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(pCoexDm->curPsTdma == 10)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 11);
|
|
|
|
|
|
pCoexDm->psTdmaDuAdjType = 11;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// if current PsTdma not match with the recorded one (when scan, dhcp...),
|
|
|
|
|
|
// then we have to adjust it back to the previous record one.
|
|
|
|
|
|
if(pCoexDm->curPsTdma != pCoexDm->psTdmaDuAdjType)
|
|
|
|
|
|
{
|
|
|
|
|
|
BOOLEAN bScan=FALSE, bLink=FALSE, bRoam=FALSE;
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], PsTdma type dismatch!!!, curPsTdma=%d, recordPsTdma=%d\n",
|
|
|
|
|
|
pCoexDm->curPsTdma, pCoexDm->psTdmaDuAdjType));
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_BL_WIFI_SCAN, &bScan);
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_BL_WIFI_LINK, &bLink);
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_BL_WIFI_ROAM, &bRoam);
|
|
|
|
|
|
|
|
|
|
|
|
if( !bScan && !bLink && !bRoam)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, pCoexDm->psTdmaDuAdjType);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], roaming/link/scan is under progress, will adjust next time!!!\n"));
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// when halbtc8821aCsr2ant_TdmaDurationAdjust() is called, fw dac swing is included in the function.
|
|
|
|
|
|
//if(pCoexDm->psTdmaDuAdjType == 71)
|
|
|
|
|
|
// halbtc8821aCsr2ant_FwDacSwingLvl(pBtCoexist, NORMAL_EXEC, 0xc); //Skip because A2DP get worse at HT40
|
|
|
|
|
|
//else
|
|
|
|
|
|
halbtc8821aCsr2ant_FwDacSwingLvl(pBtCoexist, NORMAL_EXEC, 0x6);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// SCO only or SCO+PAN(HS)
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_ActionSco(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
u1Byte wifiRssiState,btRssiState;
|
|
|
|
|
|
u4Byte wifiBw;
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexTable(pBtCoexist, NORMAL_EXEC, 0x55555555, 0x55555555, 0xffffff, 0x3);
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, FALSE, 0);
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_LowPenaltyRa(pBtCoexist, NORMAL_EXEC, TRUE);
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_LimitedTx(pBtCoexist, NORMAL_EXEC, 0, 1, 0, 2, 0);
|
|
|
|
|
|
|
|
|
|
|
|
if(pCoexSta->bSlave == FALSE)
|
|
|
|
|
|
halbtc8821aCsr2ant_LimitedRx(pBtCoexist, NORMAL_EXEC, FALSE, TRUE, 0x4);
|
|
|
|
|
|
else
|
|
|
|
|
|
halbtc8821aCsr2ant_LimitedRx(pBtCoexist, NORMAL_EXEC, FALSE, TRUE, 0x2);
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
|
wifiRssiState = halbtc8821aCsr2ant_WifiRssiState(pBtCoexist, 0, 2, 15, 0);
|
|
|
|
|
|
btRssiState = halbtc8821aCsr2ant_BtRssiState(2, 35, 0);
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_FwDacSwingLvl(pBtCoexist, NORMAL_EXEC, 4);
|
|
|
|
|
|
|
|
|
|
|
|
if(halbtc8821aCsr2ant_NeedToDecBtPwr(pBtCoexist))
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, TRUE);
|
|
|
|
|
|
else
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, FALSE);
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_U4_WIFI_BW, &wifiBw);
|
|
|
|
|
|
|
|
|
|
|
|
if (BTC_WIFI_BW_LEGACY == wifiBw) //for SCO quality at 11b/g mode
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexTable(pBtCoexist, NORMAL_EXEC, 0x5a5a5a5a, 0x5a5a5a5a, 0xffff, 0x3);
|
|
|
|
|
|
}
|
|
|
|
|
|
else //for SCO quality & wifi performance balance at 11n mode
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexTable(pBtCoexist, NORMAL_EXEC, 0x5aea5aea, 0x5aea5aea, 0xffff, 0x3);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
if(BTC_WIFI_BW_HT40 == wifiBw)
|
|
|
|
|
|
{
|
|
|
|
|
|
|
|
|
|
|
|
// fw mechanism
|
|
|
|
|
|
//halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 5);
|
|
|
|
|
|
|
|
|
|
|
|
if( (btRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(btRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, FALSE, 0); //for voice quality
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, FALSE, 0); //for voice quality
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// sw mechanism
|
|
|
|
|
|
if( (wifiRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(wifiRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,TRUE,TRUE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,TRUE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,TRUE,TRUE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
// fw mechanism
|
|
|
|
|
|
//halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 5);
|
|
|
|
|
|
|
|
|
|
|
|
if( (btRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(btRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, FALSE, 0); //for voice quality
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, FALSE, 0); //for voice quality
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// sw mechanism
|
|
|
|
|
|
if( (wifiRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(wifiRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,TRUE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,TRUE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,TRUE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
*/
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_ActionHid(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
u1Byte wifiRssiState, btRssiState;
|
|
|
|
|
|
u4Byte wifiBw;
|
|
|
|
|
|
|
|
|
|
|
|
wifiRssiState = halbtc8821aCsr2ant_WifiRssiState(pBtCoexist, 0, 2, 15, 0);
|
|
|
|
|
|
btRssiState = halbtc8821aCsr2ant_BtRssiState(2, 35, 0);
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_FwDacSwingLvl(pBtCoexist, NORMAL_EXEC, 6);
|
|
|
|
|
|
|
|
|
|
|
|
if(halbtc8821aCsr2ant_NeedToDecBtPwr(pBtCoexist))
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, TRUE);
|
|
|
|
|
|
else
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, FALSE);
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_U4_WIFI_BW, &wifiBw);
|
|
|
|
|
|
|
|
|
|
|
|
if (BTC_WIFI_BW_LEGACY == wifiBw) //for HID at 11b/g mode
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexTable(pBtCoexist, NORMAL_EXEC, 0x55ff55ff, 0x5a5a5a5a, 0xffff, 0x3);
|
|
|
|
|
|
}
|
|
|
|
|
|
else //for HID quality & wifi performance balance at 11n mode
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexTable(pBtCoexist, NORMAL_EXEC, 0x55ff55ff, 0x5aea5aea, 0xffff, 0x3);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
if(BTC_WIFI_BW_HT40 == wifiBw)
|
|
|
|
|
|
{
|
|
|
|
|
|
// fw mechanism
|
|
|
|
|
|
if( (btRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(btRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 9);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 13);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// sw mechanism
|
|
|
|
|
|
if( (wifiRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(wifiRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,TRUE,TRUE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,TRUE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,TRUE,TRUE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
// fw mechanism
|
|
|
|
|
|
if( (btRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(btRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 9);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 13);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// sw mechanism
|
|
|
|
|
|
if( (wifiRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(wifiRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,TRUE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,TRUE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,TRUE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
//A2DP only / PAN(EDR) only/ A2DP+PAN(HS)
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_ActionA2dp(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
u1Byte wifiRssiState, btRssiState;
|
|
|
|
|
|
u4Byte wifiBw;
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_LimitedRx(pBtCoexist, NORMAL_EXEC, FALSE, TRUE, 0x8);
|
|
|
|
|
|
|
|
|
|
|
|
if(pCoexSta->bSlave == FALSE)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexTable(pBtCoexist, NORMAL_EXEC, 0xfdfdfdfd, 0xdfdadfda, 0xffffff, 0x3);
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 22);
|
|
|
|
|
|
halbtc8821aCsr2ant_LimitedTx(pBtCoexist, NORMAL_EXEC, 0, 0, 0, 0, 1);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,TRUE,0x0c);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexTable(pBtCoexist, NORMAL_EXEC, 0xfdfdfdfd, 0xdfdadfda, 0xffffff, 0x3);
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 23);
|
|
|
|
|
|
halbtc8821aCsr2ant_LimitedTx(pBtCoexist, NORMAL_EXEC, 0, 0, 0, 0, 2);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,TRUE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
|
wifiRssiState = halbtc8821aCsr2ant_WifiRssiState(pBtCoexist, 0, 2, 15, 0);
|
|
|
|
|
|
btRssiState = halbtc8821aCsr2ant_BtRssiState(2, 35, 0);
|
|
|
|
|
|
|
|
|
|
|
|
//fw dac swing is called in halbtc8821aCsr2ant_TdmaDurationAdjust()
|
|
|
|
|
|
//halbtc8821aCsr2ant_FwDacSwingLvl(pBtCoexist, NORMAL_EXEC, 6);
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
if(halbtc8821aCsr2ant_NeedToDecBtPwr(pBtCoexist))
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, TRUE);
|
|
|
|
|
|
else
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, FALSE);
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_U4_WIFI_BW, &wifiBw);
|
|
|
|
|
|
|
|
|
|
|
|
if(BTC_WIFI_BW_HT40 == wifiBw)
|
|
|
|
|
|
{
|
|
|
|
|
|
// fw mechanism
|
|
|
|
|
|
if( (btRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(btRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, FALSE, FALSE, 1);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, FALSE, TRUE, 1);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// sw mechanism
|
|
|
|
|
|
if( (wifiRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(wifiRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,TRUE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,TRUE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,TRUE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
// fw mechanism
|
|
|
|
|
|
if( (btRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(btRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, FALSE, FALSE, 1);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, FALSE, TRUE, 1);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// sw mechanism
|
|
|
|
|
|
if( (wifiRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(wifiRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,TRUE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
*/
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_ActionA2dpPanHs(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
u1Byte wifiRssiState, btRssiState, btInfoExt;
|
|
|
|
|
|
u4Byte wifiBw;
|
|
|
|
|
|
|
|
|
|
|
|
btInfoExt = pCoexSta->btInfoExt;
|
|
|
|
|
|
wifiRssiState = halbtc8821aCsr2ant_WifiRssiState(pBtCoexist, 0, 2, 15, 0);
|
|
|
|
|
|
btRssiState = halbtc8821aCsr2ant_BtRssiState(2,35, 0);
|
|
|
|
|
|
|
|
|
|
|
|
//fw dac swing is called in halbtc8821aCsr2ant_TdmaDurationAdjust()
|
|
|
|
|
|
//halbtc8821aCsr2ant_FwDacSwingLvl(pBtCoexist, NORMAL_EXEC, 6);
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
if(halbtc8821aCsr2ant_NeedToDecBtPwr(pBtCoexist))
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, TRUE);
|
|
|
|
|
|
else
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, FALSE);
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_U4_WIFI_BW, &wifiBw);
|
|
|
|
|
|
|
|
|
|
|
|
if(BTC_WIFI_BW_HT40 == wifiBw)
|
|
|
|
|
|
{
|
|
|
|
|
|
// fw mechanism
|
|
|
|
|
|
if(btInfoExt&BIT0) //a2dp basic rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, FALSE, TRUE, 2);
|
|
|
|
|
|
}
|
|
|
|
|
|
else //a2dp edr rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, FALSE, TRUE, 1);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// sw mechanism
|
|
|
|
|
|
if( (wifiRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(wifiRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,TRUE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,TRUE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,TRUE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
// fw mechanism
|
|
|
|
|
|
if(btInfoExt&BIT0) //a2dp basic rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, FALSE, TRUE, 2);
|
|
|
|
|
|
}
|
|
|
|
|
|
else //a2dp edr rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, FALSE, TRUE, 1);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// sw mechanism
|
|
|
|
|
|
if( (wifiRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(wifiRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,TRUE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_ActionPanEdr(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
u1Byte wifiRssiState, btRssiState;
|
|
|
|
|
|
u4Byte wifiBw;
|
|
|
|
|
|
|
|
|
|
|
|
wifiRssiState = halbtc8821aCsr2ant_WifiRssiState(pBtCoexist, 0, 2, 15, 0);
|
|
|
|
|
|
btRssiState = halbtc8821aCsr2ant_BtRssiState(2, 35, 0);
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_FwDacSwingLvl(pBtCoexist, NORMAL_EXEC, 6);
|
|
|
|
|
|
|
|
|
|
|
|
if(halbtc8821aCsr2ant_NeedToDecBtPwr(pBtCoexist))
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, TRUE);
|
|
|
|
|
|
else
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, FALSE);
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_U4_WIFI_BW, &wifiBw);
|
|
|
|
|
|
|
|
|
|
|
|
if (BTC_WIFI_BW_LEGACY == wifiBw) //for HID at 11b/g mode
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexTable(pBtCoexist, NORMAL_EXEC, 0x55ff55ff, 0x5aff5aff, 0xffff, 0x3);
|
|
|
|
|
|
}
|
|
|
|
|
|
else //for HID quality & wifi performance balance at 11n mode
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexTable(pBtCoexist, NORMAL_EXEC, 0x55ff55ff, 0x5aff5aff, 0xffff, 0x3);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
if(BTC_WIFI_BW_HT40 == wifiBw)
|
|
|
|
|
|
{
|
|
|
|
|
|
// fw mechanism
|
|
|
|
|
|
if( (btRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(btRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 1);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 5);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// sw mechanism
|
|
|
|
|
|
if( (wifiRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(wifiRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,TRUE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,TRUE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,TRUE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
// fw mechanism
|
|
|
|
|
|
if( (btRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(btRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 1);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 5);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// sw mechanism
|
|
|
|
|
|
if( (wifiRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(wifiRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,TRUE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
//PAN(HS) only
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_ActionPanHs(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
u1Byte wifiRssiState, btRssiState;
|
|
|
|
|
|
u4Byte wifiBw;
|
|
|
|
|
|
|
|
|
|
|
|
wifiRssiState = halbtc8821aCsr2ant_WifiRssiState(pBtCoexist, 0, 2, 15, 0);
|
|
|
|
|
|
btRssiState = halbtc8821aCsr2ant_BtRssiState(2, 35, 0);
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_FwDacSwingLvl(pBtCoexist, NORMAL_EXEC, 6);
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_U4_WIFI_BW, &wifiBw);
|
|
|
|
|
|
|
|
|
|
|
|
if(BTC_WIFI_BW_HT40 == wifiBw)
|
|
|
|
|
|
{
|
|
|
|
|
|
// fw mechanism
|
|
|
|
|
|
if( (wifiRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(wifiRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, TRUE);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, FALSE);
|
|
|
|
|
|
}
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, FALSE, 1);
|
|
|
|
|
|
|
|
|
|
|
|
// sw mechanism
|
|
|
|
|
|
if( (wifiRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(wifiRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,TRUE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,TRUE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,TRUE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
// fw mechanism
|
|
|
|
|
|
if( (wifiRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(wifiRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, TRUE);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, FALSE);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
if( (btRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(btRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, FALSE, 1);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, FALSE, 1);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// sw mechanism
|
|
|
|
|
|
if( (wifiRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(wifiRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,TRUE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
//PAN(EDR)+A2DP
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_ActionPanEdrA2dp(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
u1Byte wifiRssiState, btRssiState, btInfoExt;
|
|
|
|
|
|
u4Byte wifiBw;
|
|
|
|
|
|
|
|
|
|
|
|
btInfoExt = pCoexSta->btInfoExt;
|
|
|
|
|
|
wifiRssiState = halbtc8821aCsr2ant_WifiRssiState(pBtCoexist, 0, 2, 15, 0);
|
|
|
|
|
|
btRssiState = halbtc8821aCsr2ant_BtRssiState(2, 35, 0);
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_FwDacSwingLvl(pBtCoexist, NORMAL_EXEC, 6);
|
|
|
|
|
|
|
|
|
|
|
|
if(halbtc8821aCsr2ant_NeedToDecBtPwr(pBtCoexist))
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, TRUE);
|
|
|
|
|
|
else
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, FALSE);
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_U4_WIFI_BW, &wifiBw);
|
|
|
|
|
|
|
|
|
|
|
|
if (BTC_WIFI_BW_LEGACY == wifiBw) //for HID at 11b/g mode
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexTable(pBtCoexist, NORMAL_EXEC, 0x55ff55ff, 0x5afa5afa, 0xffff, 0x3);
|
|
|
|
|
|
}
|
|
|
|
|
|
else //for HID quality & wifi performance balance at 11n mode
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexTable(pBtCoexist, NORMAL_EXEC, 0x55ff55ff, 0x5afa5afa, 0xffff, 0x3);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
if(BTC_WIFI_BW_HT40 == wifiBw)
|
|
|
|
|
|
{
|
|
|
|
|
|
// fw mechanism
|
|
|
|
|
|
if( (btRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(btRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
if(btInfoExt&BIT0) //a2dp basic rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, FALSE, FALSE, 3);
|
|
|
|
|
|
}
|
|
|
|
|
|
else //a2dp edr rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, FALSE, FALSE, 3);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
if(btInfoExt&BIT0) //a2dp basic rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, FALSE, TRUE, 3);
|
|
|
|
|
|
}
|
|
|
|
|
|
else //a2dp edr rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, FALSE, TRUE, 3);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// sw mechanism
|
|
|
|
|
|
if( (wifiRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(wifiRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,TRUE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,TRUE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,TRUE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
};
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
// fw mechanism
|
|
|
|
|
|
if( (btRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(btRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
if(btInfoExt&BIT0) //a2dp basic rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, FALSE, FALSE, 3);
|
|
|
|
|
|
}
|
|
|
|
|
|
else //a2dp edr rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, FALSE, FALSE, 3);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
if(btInfoExt&BIT0) //a2dp basic rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, FALSE, TRUE, 3);
|
|
|
|
|
|
}
|
|
|
|
|
|
else //a2dp edr rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, FALSE, TRUE, 3);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// sw mechanism
|
|
|
|
|
|
if( (wifiRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(wifiRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,TRUE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,FALSE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_ActionPanEdrHid(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
u1Byte wifiRssiState, btRssiState;
|
|
|
|
|
|
u4Byte wifiBw;
|
|
|
|
|
|
|
|
|
|
|
|
wifiRssiState = halbtc8821aCsr2ant_WifiRssiState(pBtCoexist, 0, 2, 15, 0);
|
|
|
|
|
|
btRssiState = halbtc8821aCsr2ant_BtRssiState(2, 35, 0);
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_FwDacSwingLvl(pBtCoexist, NORMAL_EXEC, 6);
|
|
|
|
|
|
|
|
|
|
|
|
if(halbtc8821aCsr2ant_NeedToDecBtPwr(pBtCoexist))
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, TRUE);
|
|
|
|
|
|
else
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, FALSE);
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_U4_WIFI_BW, &wifiBw);
|
|
|
|
|
|
|
|
|
|
|
|
if (BTC_WIFI_BW_LEGACY == wifiBw) //for HID at 11b/g mode
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexTable(pBtCoexist, NORMAL_EXEC, 0x55ff55ff, 0x5a5f5a5f, 0xffff, 0x3);
|
|
|
|
|
|
}
|
|
|
|
|
|
else //for HID quality & wifi performance balance at 11n mode
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexTable(pBtCoexist, NORMAL_EXEC, 0x55ff55ff, 0x5a5f5a5f, 0xffff, 0x3);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
if(BTC_WIFI_BW_HT40 == wifiBw)
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_FwDacSwingLvl(pBtCoexist, NORMAL_EXEC, 3);
|
|
|
|
|
|
// fw mechanism
|
|
|
|
|
|
if( (btRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(btRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 10);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 14);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// sw mechanism
|
|
|
|
|
|
if( (wifiRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(wifiRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,TRUE,TRUE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,TRUE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,TRUE,TRUE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_FwDacSwingLvl(pBtCoexist, NORMAL_EXEC, 6);
|
|
|
|
|
|
// fw mechanism
|
|
|
|
|
|
if( (btRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(btRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 10);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_PsTdma(pBtCoexist, NORMAL_EXEC, TRUE, 14);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// sw mechanism
|
|
|
|
|
|
if( (wifiRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(wifiRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,TRUE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,TRUE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,TRUE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// HID+A2DP+PAN(EDR)
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_ActionHidA2dpPanEdr(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
u1Byte wifiRssiState, btRssiState, btInfoExt;
|
|
|
|
|
|
u4Byte wifiBw;
|
|
|
|
|
|
|
|
|
|
|
|
btInfoExt = pCoexSta->btInfoExt;
|
|
|
|
|
|
wifiRssiState = halbtc8821aCsr2ant_WifiRssiState(pBtCoexist, 0, 2, 15, 0);
|
|
|
|
|
|
btRssiState = halbtc8821aCsr2ant_BtRssiState(2, 35, 0);
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_FwDacSwingLvl(pBtCoexist, NORMAL_EXEC, 6);
|
|
|
|
|
|
|
|
|
|
|
|
if(halbtc8821aCsr2ant_NeedToDecBtPwr(pBtCoexist))
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, TRUE);
|
|
|
|
|
|
else
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, FALSE);
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_U4_WIFI_BW, &wifiBw);
|
|
|
|
|
|
|
|
|
|
|
|
if (BTC_WIFI_BW_LEGACY == wifiBw) //for HID at 11b/g mode
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexTable(pBtCoexist, NORMAL_EXEC, 0x55ff55ff, 0x5a5a5a5a, 0xffff, 0x3);
|
|
|
|
|
|
}
|
|
|
|
|
|
else //for HID quality & wifi performance balance at 11n mode
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexTable(pBtCoexist, NORMAL_EXEC, 0x55ff55ff, 0x5a5a5a5a, 0xffff, 0x3);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
if(BTC_WIFI_BW_HT40 == wifiBw)
|
|
|
|
|
|
{
|
|
|
|
|
|
// fw mechanism
|
|
|
|
|
|
if( (btRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(btRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
if(btInfoExt&BIT0) //a2dp basic rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, TRUE, TRUE, 3);
|
|
|
|
|
|
}
|
|
|
|
|
|
else //a2dp edr rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, TRUE, TRUE, 3);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
if(btInfoExt&BIT0) //a2dp basic rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, TRUE, TRUE, 3);
|
|
|
|
|
|
}
|
|
|
|
|
|
else //a2dp edr rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, TRUE, TRUE, 3);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// sw mechanism
|
|
|
|
|
|
if( (wifiRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(wifiRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,TRUE,TRUE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,TRUE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,TRUE,TRUE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
// fw mechanism
|
|
|
|
|
|
if( (btRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(btRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
if(btInfoExt&BIT0) //a2dp basic rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, TRUE, FALSE, 3);
|
|
|
|
|
|
}
|
|
|
|
|
|
else //a2dp edr rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, TRUE, FALSE, 3);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
if(btInfoExt&BIT0) //a2dp basic rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, TRUE, TRUE, 3);
|
|
|
|
|
|
}
|
|
|
|
|
|
else //a2dp edr rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, TRUE, TRUE, 3);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// sw mechanism
|
|
|
|
|
|
if( (wifiRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(wifiRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,TRUE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,TRUE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,TRUE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_ActionHidA2dp(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
u1Byte wifiRssiState, btRssiState, btInfoExt;
|
|
|
|
|
|
u4Byte wifiBw;
|
|
|
|
|
|
|
|
|
|
|
|
btInfoExt = pCoexSta->btInfoExt;
|
|
|
|
|
|
wifiRssiState = halbtc8821aCsr2ant_WifiRssiState(pBtCoexist, 0, 2, 15, 0);
|
|
|
|
|
|
btRssiState = halbtc8821aCsr2ant_BtRssiState(2, 35, 0);
|
|
|
|
|
|
|
|
|
|
|
|
if(halbtc8821aCsr2ant_NeedToDecBtPwr(pBtCoexist))
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, TRUE);
|
|
|
|
|
|
else
|
|
|
|
|
|
halbtc8821aCsr2ant_DecBtPwr(pBtCoexist, NORMAL_EXEC, FALSE);
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_U4_WIFI_BW, &wifiBw);
|
|
|
|
|
|
|
|
|
|
|
|
if (BTC_WIFI_BW_LEGACY == wifiBw) //for HID at 11b/g mode
|
|
|
|
|
|
{
|
|
|
|
|
|
//Allen halbtc8821aCsr2ant_CoexTable(pBtCoexist, NORMAL_EXEC, 0x55ff55ff, 0x5a5a5a5a, 0xffff, 0x3);
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexTable(pBtCoexist, NORMAL_EXEC, 0x55ff55ff, 0x5f5b5f5b, 0xffffff, 0x3);
|
|
|
|
|
|
}
|
|
|
|
|
|
else //for HID quality & wifi performance balance at 11n mode
|
|
|
|
|
|
{
|
|
|
|
|
|
//Allen halbtc8821aCsr2ant_CoexTable(pBtCoexist, NORMAL_EXEC, 0x55ff55ff, 0x5a5a5a5a, 0xffff, 0x3);
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexTable(pBtCoexist, NORMAL_EXEC, 0x55ff55ff, 0x5f5b5f5b, 0xffffff, 0x3);
|
|
|
|
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
if(BTC_WIFI_BW_HT40 == wifiBw)
|
|
|
|
|
|
{
|
|
|
|
|
|
// fw mechanism
|
|
|
|
|
|
if( (btRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(btRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
if(btInfoExt&BIT0) //a2dp basic rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, TRUE, TRUE, 2);
|
|
|
|
|
|
}
|
|
|
|
|
|
else //a2dp edr rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, TRUE, TRUE, 2);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
if(btInfoExt&BIT0) //a2dp basic rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, TRUE, TRUE, 2);
|
|
|
|
|
|
}
|
|
|
|
|
|
else //a2dp edr rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, TRUE, TRUE, 2);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// sw mechanism
|
|
|
|
|
|
if( (wifiRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(wifiRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,TRUE,TRUE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,TRUE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,TRUE,TRUE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
// fw mechanism
|
|
|
|
|
|
if( (btRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(btRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
if(btInfoExt&BIT0) //a2dp basic rate
|
|
|
|
|
|
{
|
|
|
|
|
|
// halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, TRUE, FALSE, 2);
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, TRUE, TRUE, 2);
|
|
|
|
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
else //a2dp edr rate
|
|
|
|
|
|
{
|
|
|
|
|
|
//Allen halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, TRUE, FALSE, 2);
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, TRUE, TRUE, 2);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
if(btInfoExt&BIT0) //a2dp basic rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, TRUE, TRUE, 2);
|
|
|
|
|
|
}
|
|
|
|
|
|
else //a2dp edr rate
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_TdmaDurationAdjust(pBtCoexist, TRUE, TRUE, 2);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// sw mechanism
|
|
|
|
|
|
if( (wifiRssiState == BTC_RSSI_STATE_HIGH) ||
|
|
|
|
|
|
(wifiRssiState == BTC_RSSI_STATE_STAY_HIGH) )
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,TRUE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,TRUE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism1(pBtCoexist,FALSE,TRUE,FALSE,FALSE);
|
|
|
|
|
|
halbtc8821aCsr2ant_SwMechanism2(pBtCoexist,FALSE,FALSE,FALSE,0x18);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
halbtc8821aCsr2ant_RunCoexistMechanism(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
PBTC_STACK_INFO pStackInfo=&pBtCoexist->stackInfo;
|
|
|
|
|
|
BOOLEAN bWifiUnder5G=FALSE;
|
|
|
|
|
|
u1Byte btInfoOriginal=0, btRetryCnt=0;
|
|
|
|
|
|
u1Byte algorithm=0;
|
|
|
|
|
|
|
|
|
|
|
|
if(pBtCoexist->bManualControl)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Manual control!!!\n"));
|
|
|
|
|
|
return;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_BL_WIFI_UNDER_5G, &bWifiUnder5G);
|
|
|
|
|
|
|
|
|
|
|
|
if(bWifiUnder5G)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], RunCoexistMechanism(), run 5G coex setting!!<===\n"));
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexUnder5G(pBtCoexist);
|
|
|
|
|
|
return;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
//if(pStackInfo->bProfileNotified)
|
|
|
|
|
|
{
|
|
|
|
|
|
algorithm = halbtc8821aCsr2ant_ActionAlgorithm(pBtCoexist);
|
|
|
|
|
|
if(pCoexSta->bC2hBtInquiryPage && (BT_8821A_CSR_2ANT_COEX_ALGO_PANHS!=algorithm))
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], BT is under inquiry/page scan !!\n"));
|
|
|
|
|
|
halbtc8821aCsr2ant_BtInquiryPage(pBtCoexist);
|
|
|
|
|
|
return;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
pCoexDm->curAlgorithm = algorithm;
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Algorithm = %d \n", pCoexDm->curAlgorithm));
|
|
|
|
|
|
|
|
|
|
|
|
if(halbtc8821aCsr2ant_IsCommonAction(pBtCoexist))
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Action 2-Ant common.\n"));
|
|
|
|
|
|
pCoexDm->bResetTdmaAdjust = TRUE;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pCoexDm->curAlgorithm != pCoexDm->preAlgorithm)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], preAlgorithm=%d, curAlgorithm=%d\n",
|
|
|
|
|
|
pCoexDm->preAlgorithm, pCoexDm->curAlgorithm));
|
|
|
|
|
|
pCoexDm->bResetTdmaAdjust = TRUE;
|
|
|
|
|
|
}
|
|
|
|
|
|
switch(pCoexDm->curAlgorithm)
|
|
|
|
|
|
{
|
|
|
|
|
|
case BT_8821A_CSR_2ANT_COEX_ALGO_SCO:
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Action 2-Ant, algorithm = SCO.\n"));
|
|
|
|
|
|
halbtc8821aCsr2ant_ActionSco(pBtCoexist);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case BT_8821A_CSR_2ANT_COEX_ALGO_HID:
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Action 2-Ant, algorithm = HID.\n"));
|
|
|
|
|
|
halbtc8821aCsr2ant_ActionHid(pBtCoexist);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case BT_8821A_CSR_2ANT_COEX_ALGO_A2DP:
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Action 2-Ant, algorithm = A2DP.\n"));
|
|
|
|
|
|
halbtc8821aCsr2ant_ActionA2dp(pBtCoexist);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case BT_8821A_CSR_2ANT_COEX_ALGO_A2DP_PANHS:
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Action 2-Ant, algorithm = A2DP+PAN(HS).\n"));
|
|
|
|
|
|
halbtc8821aCsr2ant_ActionA2dpPanHs(pBtCoexist);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case BT_8821A_CSR_2ANT_COEX_ALGO_PANEDR:
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Action 2-Ant, algorithm = PAN(EDR).\n"));
|
|
|
|
|
|
halbtc8821aCsr2ant_ActionPanEdr(pBtCoexist);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case BT_8821A_CSR_2ANT_COEX_ALGO_PANHS:
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Action 2-Ant, algorithm = HS mode.\n"));
|
|
|
|
|
|
halbtc8821aCsr2ant_ActionPanHs(pBtCoexist);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case BT_8821A_CSR_2ANT_COEX_ALGO_PANEDR_A2DP:
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Action 2-Ant, algorithm = PAN+A2DP.\n"));
|
|
|
|
|
|
halbtc8821aCsr2ant_ActionPanEdrA2dp(pBtCoexist);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case BT_8821A_CSR_2ANT_COEX_ALGO_PANEDR_HID:
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Action 2-Ant, algorithm = PAN(EDR)+HID.\n"));
|
|
|
|
|
|
halbtc8821aCsr2ant_ActionPanEdrHid(pBtCoexist);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case BT_8821A_CSR_2ANT_COEX_ALGO_HID_A2DP_PANEDR:
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Action 2-Ant, algorithm = HID+A2DP+PAN.\n"));
|
|
|
|
|
|
halbtc8821aCsr2ant_ActionHidA2dpPanEdr(pBtCoexist);
|
|
|
|
|
|
break;
|
|
|
|
|
|
case BT_8821A_CSR_2ANT_COEX_ALGO_HID_A2DP:
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Action 2-Ant, algorithm = HID+A2DP.\n"));
|
|
|
|
|
|
halbtc8821aCsr2ant_ActionHidA2dp(pBtCoexist);
|
|
|
|
|
|
break;
|
|
|
|
|
|
default:
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Action 2-Ant, algorithm = coexist All Off!!\n"));
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexAllOff(pBtCoexist);
|
|
|
|
|
|
break;
|
|
|
|
|
|
}
|
|
|
|
|
|
pCoexDm->preAlgorithm = pCoexDm->curAlgorithm;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
//============================================================
|
|
|
|
|
|
// work around function start with wa_halbtc8821aCsr2ant_
|
|
|
|
|
|
//============================================================
|
|
|
|
|
|
//============================================================
|
|
|
|
|
|
// extern function start with EXhalbtc8821aCsr2ant_
|
|
|
|
|
|
//============================================================
|
|
|
|
|
|
VOID
|
|
|
|
|
|
EXhalbtc8821aCsr2ant_PowerOnSetting(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
EXhalbtc8821aCsr2ant_InitHwConfig(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN BOOLEAN bWifiOnly
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
PBTC_BOARD_INFO pBoardInfo=&pBtCoexist->boardInfo;
|
|
|
|
|
|
u4Byte u4Tmp=0;
|
|
|
|
|
|
u2Byte u2Tmp=0;
|
|
|
|
|
|
u1Byte u1Tmp=0;
|
|
|
|
|
|
u1Byte H2C_Parameter[2] ={0};
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], 2Ant Init HW Config!!\n"));
|
|
|
|
|
|
|
|
|
|
|
|
if(bWifiOnly)
|
|
|
|
|
|
return;
|
|
|
|
|
|
|
|
|
|
|
|
//if(bBackUp)
|
|
|
|
|
|
{
|
|
|
|
|
|
// backup rf 0x1e value
|
|
|
|
|
|
pCoexDm->btRf0x1eBackup = pBtCoexist->fBtcGetRfReg(pBtCoexist, BTC_RF_A, 0x1e, 0xfffff);
|
|
|
|
|
|
pCoexDm->backupArfrCnt1 = pBtCoexist->fBtcRead4Byte(pBtCoexist, 0x430);
|
|
|
|
|
|
pCoexDm->backupArfrCnt2 = pBtCoexist->fBtcRead4Byte(pBtCoexist, 0x434);
|
|
|
|
|
|
pCoexDm->backupRetryLimit = pBtCoexist->fBtcRead2Byte(pBtCoexist, 0x42a);
|
|
|
|
|
|
pCoexDm->backupAmpduMaxTime = pBtCoexist->fBtcRead1Byte(pBtCoexist, 0x456);
|
|
|
|
|
|
pCoexDm->backupAmpduMaxNum = pBtCoexist->fBtcRead2Byte(pBtCoexist, 0x4ca);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
#if 0 /* REMOVE */
|
|
|
|
|
|
// 0x790[5:0]=0x5
|
|
|
|
|
|
u1Tmp = pBtCoexist->fBtcRead1Byte(pBtCoexist, 0x790);
|
|
|
|
|
|
u1Tmp &= 0xc0;
|
|
|
|
|
|
u1Tmp |= 0x5;
|
|
|
|
|
|
pBtCoexist->fBtcWrite1Byte(pBtCoexist, 0x790, u1Tmp);
|
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
|
|
//Antenna config
|
|
|
|
|
|
halbtc8821aCsr2ant_SetAntPath(pBtCoexist, BTC_ANT_WIFI_AT_MAIN, TRUE, FALSE);
|
|
|
|
|
|
|
|
|
|
|
|
// PTA parameter
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexTable(pBtCoexist, FORCE_EXEC, 0x55555555, 0x55555555, 0xffff, 0x3);
|
|
|
|
|
|
|
|
|
|
|
|
// Enable counter statistics
|
|
|
|
|
|
pBtCoexist->fBtcWrite1Byte(pBtCoexist, 0x76e, 0xc); //0x76e[3] =1, WLAN_Act control by PTA
|
|
|
|
|
|
pBtCoexist->fBtcWrite1Byte(pBtCoexist, 0x778, 0x3);
|
|
|
|
|
|
|
|
|
|
|
|
#if 0 /* REMOVE */
|
|
|
|
|
|
pBtCoexist->fBtcWrite1ByteBitMask(pBtCoexist, 0x40, 0x20, 0x1);
|
|
|
|
|
|
#endif
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
EXhalbtc8821aCsr2ant_InitCoexDm(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Coex Mechanism Init!!\n"));
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_InitCoexDm(pBtCoexist);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
EXhalbtc8821aCsr2ant_DisplayCoexInfo(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
PBTC_BOARD_INFO pBoardInfo=&pBtCoexist->boardInfo;
|
|
|
|
|
|
PBTC_STACK_INFO pStackInfo=&pBtCoexist->stackInfo;
|
|
|
|
|
|
pu1Byte cliBuf=pBtCoexist->cliBuf;
|
|
|
|
|
|
u1Byte u1Tmp[4], i, btInfoExt, psTdmaCase=0;
|
|
|
|
|
|
u4Byte u4Tmp[4];
|
|
|
|
|
|
u4Byte fwVer=0, btPatchVer=0;
|
|
|
|
|
|
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n ============[BT Coexist info]============");
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d ", "Ant PG number/ Ant mechanism:", \
|
|
|
|
|
|
pBoardInfo->pgAntNum, pBoardInfo->btdmAntNum);
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
|
|
|
|
|
|
if(pBtCoexist->bManualControl)
|
|
|
|
|
|
{
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s", "[Action Manual control]!!");
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s / %d", "BT stack/ hci ext ver", \
|
|
|
|
|
|
((pStackInfo->bProfileNotified)? "Yes":"No"), pStackInfo->hciVersion);
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_U4_BT_PATCH_VER, &btPatchVer);
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_U4_WIFI_FW_VER, &fwVer);
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d_%d/ 0x%x/ 0x%x(%d)", "CoexVer/ FwVer/ PatchVer", \
|
|
|
|
|
|
GLCoexVerDate8821aCsr2Ant, GLCoexVer8821aCsr2Ant, fwVer, btPatchVer, btPatchVer);
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %02x %02x %02x ", "Wifi channel informed to BT", \
|
|
|
|
|
|
pCoexDm->wifiChnlInfo[0], pCoexDm->wifiChnlInfo[1],
|
|
|
|
|
|
pCoexDm->wifiChnlInfo[2]);
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
|
|
|
|
|
|
// wifi status
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s", "============[Wifi Status]============");
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
pBtCoexist->fBtcDispDbgMsg(pBtCoexist, BTC_DBG_DISP_WIFI_STATUS);
|
|
|
|
|
|
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s", "============[BT Status]============");
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = [%s/ %d/ %d] ", "BT [status/ rssi/ retryCnt]", \
|
|
|
|
|
|
((pCoexSta->bC2hBtInquiryPage)?("inquiry/page scan"):((BT_8821A_CSR_2ANT_BT_STATUS_IDLE == pCoexDm->btStatus)? "idle":( (BT_8821A_CSR_2ANT_BT_STATUS_CONNECTED_IDLE == pCoexDm->btStatus)? "connected-idle":"busy"))),
|
|
|
|
|
|
pCoexSta->btRssi, pCoexSta->btRetryCnt);
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
|
|
|
|
|
|
if(pStackInfo->bProfileNotified)
|
|
|
|
|
|
{
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d / %d / %d / %d", "SCO/HID/PAN/A2DP", \
|
|
|
|
|
|
pStackInfo->bScoExist, pStackInfo->bHidExist, pStackInfo->bPanExist, pStackInfo->bA2dpExist);
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcDispDbgMsg(pBtCoexist, BTC_DBG_DISP_BT_LINK_INFO);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
btInfoExt = pCoexSta->btInfoExt;
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %s", "BT Info A2DP rate", \
|
|
|
|
|
|
(btInfoExt&BIT0)? "Basic rate":"EDR rate");
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
|
|
|
|
|
|
for(i=0; i<BT_INFO_SRC_8821A_CSR_2ANT_MAX; i++)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(pCoexSta->btInfoC2hCnt[i])
|
|
|
|
|
|
{
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %02x %02x %02x %02x %02x %02x %02x(%d)", GLBtInfoSrc8821aCsr2Ant[i], \
|
|
|
|
|
|
pCoexSta->btInfoC2h[i][0], pCoexSta->btInfoC2h[i][1],
|
|
|
|
|
|
pCoexSta->btInfoC2h[i][2], pCoexSta->btInfoC2h[i][3],
|
|
|
|
|
|
pCoexSta->btInfoC2h[i][4], pCoexSta->btInfoC2h[i][5],
|
|
|
|
|
|
pCoexSta->btInfoC2h[i][6], pCoexSta->btInfoC2hCnt[i]);
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// Sw mechanism
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s", "============[Sw mechanism]============");
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d/ %d ", "SM1[ShRf/ LpRA/ LimDig]", \
|
|
|
|
|
|
pCoexDm->bCurRfRxLpfShrink, pCoexDm->bCurLowPenaltyRa, pCoexDm->bLimitedDig);
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d/ %d(0x%x) ", "SM2[AgcT/ AdcB/ SwDacSwing(lvl)]", \
|
|
|
|
|
|
pCoexDm->bCurAgcTableEn, pCoexDm->bCurAdcBackOff, pCoexDm->bCurDacSwingOn, pCoexDm->curDacSwingLvl);
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
|
|
|
|
|
|
// Fw mechanism
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s", "============[Fw mechanism]============");
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
|
|
|
|
|
|
if(!pBtCoexist->bManualControl)
|
|
|
|
|
|
{
|
|
|
|
|
|
psTdmaCase = pCoexDm->curPsTdma;
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %02x %02x %02x %02x %02x case-%d", "PS TDMA", \
|
|
|
|
|
|
pCoexDm->psTdmaPara[0], pCoexDm->psTdmaPara[1],
|
|
|
|
|
|
pCoexDm->psTdmaPara[2], pCoexDm->psTdmaPara[3],
|
|
|
|
|
|
pCoexDm->psTdmaPara[4], psTdmaCase);
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d ", "DecBtPwr/ IgnWlanAct", \
|
|
|
|
|
|
pCoexDm->bCurDecBtPwr, pCoexDm->bCurIgnoreWlanAct);
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// Hw setting
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s", "============[Hw setting]============");
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = 0x%x", "RF-A, 0x1e initVal", \
|
|
|
|
|
|
pCoexDm->btRf0x1eBackup);
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
|
|
|
|
|
|
u1Tmp[0] = pBtCoexist->fBtcRead1Byte(pBtCoexist, 0x778);
|
|
|
|
|
|
u1Tmp[1] = pBtCoexist->fBtcRead1Byte(pBtCoexist, 0x6cc);
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = 0x%x/ 0x%x ", "0x778 (W_Act)/ 0x6cc (CoTab Sel)", \
|
|
|
|
|
|
u1Tmp[0], u1Tmp[1]);
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
|
|
|
|
|
|
u1Tmp[0] = pBtCoexist->fBtcRead1Byte(pBtCoexist, 0x8db);
|
|
|
|
|
|
u1Tmp[1] = pBtCoexist->fBtcRead1Byte(pBtCoexist, 0xc5b);
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = 0x%x/ 0x%x", "0x8db(ADC)/0xc5b[29:25](DAC)", \
|
|
|
|
|
|
((u1Tmp[0]&0x60)>>5), ((u1Tmp[1]&0x3e)>>1));
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
|
|
|
|
|
|
u4Tmp[0] = pBtCoexist->fBtcRead4Byte(pBtCoexist, 0xcb4);
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = 0x%x/ 0x%x", "0xcb4[7:0](ctrl)/ 0xcb4[29:28](val)", \
|
|
|
|
|
|
u4Tmp[0]&0xff, ((u4Tmp[0]&0x30000000)>>28));
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
|
|
|
|
|
|
u1Tmp[0] = pBtCoexist->fBtcRead1Byte(pBtCoexist, 0x40);
|
|
|
|
|
|
u4Tmp[0] = pBtCoexist->fBtcRead4Byte(pBtCoexist, 0x4c);
|
|
|
|
|
|
u4Tmp[1] = pBtCoexist->fBtcRead4Byte(pBtCoexist, 0x974);
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = 0x%x/ 0x%x/ 0x%x", "0x40/ 0x4c[24:23]/ 0x974", \
|
|
|
|
|
|
u1Tmp[0], ((u4Tmp[0]&0x01800000)>>23), u4Tmp[1]);
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
|
|
|
|
|
|
u4Tmp[0] = pBtCoexist->fBtcRead4Byte(pBtCoexist, 0x550);
|
|
|
|
|
|
u1Tmp[0] = pBtCoexist->fBtcRead1Byte(pBtCoexist, 0x522);
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = 0x%x/ 0x%x", "0x550(bcn ctrl)/0x522", \
|
|
|
|
|
|
u4Tmp[0], u1Tmp[0]);
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
|
|
|
|
|
|
u4Tmp[0] = pBtCoexist->fBtcRead4Byte(pBtCoexist, 0xc50);
|
|
|
|
|
|
u1Tmp[0] = pBtCoexist->fBtcRead1Byte(pBtCoexist, 0xa0a);
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = 0x%x/ 0x%x", "0xc50(DIG)/0xa0a(CCK-TH)", \
|
|
|
|
|
|
u4Tmp[0], u1Tmp[0]);
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
|
|
|
|
|
|
u4Tmp[0] = pBtCoexist->fBtcRead4Byte(pBtCoexist, 0xf48);
|
|
|
|
|
|
u1Tmp[0] = pBtCoexist->fBtcRead1Byte(pBtCoexist, 0xa5b);
|
|
|
|
|
|
u1Tmp[1] = pBtCoexist->fBtcRead1Byte(pBtCoexist, 0xa5c);
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = 0x%x/ 0x%x", "OFDM-FA/ CCK-FA", \
|
|
|
|
|
|
u4Tmp[0], (u1Tmp[0]<<8) + u1Tmp[1] );
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
|
|
|
|
|
|
u4Tmp[0] = pBtCoexist->fBtcRead4Byte(pBtCoexist, 0x6c0);
|
|
|
|
|
|
u4Tmp[1] = pBtCoexist->fBtcRead4Byte(pBtCoexist, 0x6c4);
|
|
|
|
|
|
u4Tmp[2] = pBtCoexist->fBtcRead4Byte(pBtCoexist, 0x6c8);
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = 0x%x/ 0x%x/ 0x%x", "0x6c0/0x6c4/0x6c8", \
|
|
|
|
|
|
u4Tmp[0], u4Tmp[1], u4Tmp[2]);
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d", "0x770 (hi-pri Rx/Tx)", \
|
|
|
|
|
|
pCoexSta->highPriorityRx, pCoexSta->highPriorityTx);
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
CL_SPRINTF(cliBuf, BT_TMP_BUF_SIZE, "\r\n %-35s = %d/ %d", "0x774(low-pri Rx/Tx)", \
|
|
|
|
|
|
pCoexSta->lowPriorityRx, pCoexSta->lowPriorityTx);
|
|
|
|
|
|
CL_PRINTF(cliBuf);
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcDispDbgMsg(pBtCoexist, BTC_DBG_DISP_COEX_STATISTICS);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
EXhalbtc8821aCsr2ant_IpsNotify(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN u1Byte type
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(BTC_IPS_ENTER == type)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], IPS ENTER notify\n"));
|
|
|
|
|
|
pCoexSta->bUnderIps = TRUE;
|
|
|
|
|
|
halbtc8821aCsr2ant_CoexAllOff(pBtCoexist);
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(BTC_IPS_LEAVE == type)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], IPS LEAVE notify\n"));
|
|
|
|
|
|
pCoexSta->bUnderIps = FALSE;
|
|
|
|
|
|
//halbtc8821aCsr2ant_InitCoexDm(pBtCoexist);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
EXhalbtc8821aCsr2ant_LpsNotify(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN u1Byte type
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(BTC_LPS_ENABLE == type)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], LPS ENABLE notify\n"));
|
|
|
|
|
|
pCoexSta->bUnderLps = TRUE;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(BTC_LPS_DISABLE == type)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], LPS DISABLE notify\n"));
|
|
|
|
|
|
pCoexSta->bUnderLps = FALSE;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
EXhalbtc8821aCsr2ant_ScanNotify(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN u1Byte type
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(BTC_SCAN_START == type)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], SCAN START notify\n"));
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(BTC_SCAN_FINISH == type)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], SCAN FINISH notify\n"));
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
EXhalbtc8821aCsr2ant_ConnectNotify(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN u1Byte type
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(BTC_ASSOCIATE_START == type)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], CONNECT START notify\n"));
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(BTC_ASSOCIATE_FINISH == type)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], CONNECT FINISH notify\n"));
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
EXhalbtc8821aCsr2ant_MediaStatusNotify(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN u1Byte type
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
u1Byte H2C_Parameter[3] ={0};
|
|
|
|
|
|
u4Byte wifiBw;
|
|
|
|
|
|
u1Byte wifiCentralChnl;
|
|
|
|
|
|
|
|
|
|
|
|
if(BTC_MEDIA_CONNECT == type)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], MEDIA connect notify\n"));
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], MEDIA disconnect notify\n"));
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// only 2.4G we need to inform bt the chnl mask
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_U1_WIFI_CENTRAL_CHNL, &wifiCentralChnl);
|
|
|
|
|
|
if( (BTC_MEDIA_CONNECT == type) &&
|
|
|
|
|
|
(wifiCentralChnl <= 14) )
|
|
|
|
|
|
{
|
|
|
|
|
|
H2C_Parameter[0] = 0x1;
|
|
|
|
|
|
H2C_Parameter[1] = wifiCentralChnl;
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_U4_WIFI_BW, &wifiBw);
|
|
|
|
|
|
if(BTC_WIFI_BW_HT40 == wifiBw)
|
|
|
|
|
|
H2C_Parameter[2] = 0x30;
|
|
|
|
|
|
else
|
|
|
|
|
|
H2C_Parameter[2] = 0x20;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
#if 0 /* REMOVE */
|
|
|
|
|
|
pCoexDm->wifiChnlInfo[0] = H2C_Parameter[0];
|
|
|
|
|
|
pCoexDm->wifiChnlInfo[1] = H2C_Parameter[1];
|
|
|
|
|
|
pCoexDm->wifiChnlInfo[2] = H2C_Parameter[2];
|
|
|
|
|
|
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_TRACE, ("[BTCoex], FW write 0x66=0x%x\n",
|
|
|
|
|
|
H2C_Parameter[0]<<16|H2C_Parameter[1]<<8|H2C_Parameter[2]));
|
|
|
|
|
|
|
|
|
|
|
|
rtw_warn_on(_BTCOEX_CSR);
|
|
|
|
|
|
pBtCoexist->fBtcFillH2c(pBtCoexist, 0x66, 3, H2C_Parameter);
|
|
|
|
|
|
#endif
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
EXhalbtc8821aCsr2ant_SpecialPacketNotify(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN u1Byte type
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
if(type == BTC_PACKET_DHCP)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], DHCP Packet notify\n"));
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
EXhalbtc8821aCsr2ant_BtInfoNotify(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN pu1Byte tmpBuf,
|
|
|
|
|
|
IN u1Byte length
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
u1Byte btInfo=0;
|
|
|
|
|
|
u1Byte i, rspSource=0;
|
|
|
|
|
|
BOOLEAN bBtBusy=FALSE, bLimitedDig=FALSE;
|
|
|
|
|
|
BOOLEAN bWifiConnected=FALSE, bBtHsOn=FALSE, bWifiUnder5G=FALSE;
|
|
|
|
|
|
|
|
|
|
|
|
pCoexSta->bC2hBtInfoReqSent = FALSE;
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_BL_WIFI_UNDER_5G, &bWifiUnder5G);
|
|
|
|
|
|
|
|
|
|
|
|
rspSource = tmpBuf[0]&0xf;
|
|
|
|
|
|
if(rspSource >= BT_INFO_SRC_8821A_CSR_2ANT_MAX)
|
|
|
|
|
|
rspSource = BT_INFO_SRC_8821A_CSR_2ANT_WIFI_FW;
|
|
|
|
|
|
pCoexSta->btInfoC2hCnt[rspSource]++;
|
|
|
|
|
|
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Bt info[%d], length=%d, hex data=[", rspSource, length));
|
|
|
|
|
|
for(i=0; i<length; i++)
|
|
|
|
|
|
{
|
|
|
|
|
|
pCoexSta->btInfoC2h[rspSource][i] = tmpBuf[i];
|
|
|
|
|
|
if(i == 1)
|
|
|
|
|
|
btInfo = tmpBuf[i];
|
|
|
|
|
|
if(i == length-1)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("0x%02x]\n", tmpBuf[i]));
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("0x%02x, ", tmpBuf[i]));
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_BL_WIFI_CONNECTED, &bWifiConnected);
|
|
|
|
|
|
if(BT_INFO_SRC_8821A_CSR_2ANT_WIFI_FW != rspSource)
|
|
|
|
|
|
{
|
|
|
|
|
|
pCoexSta->btRetryCnt = // [3:0]
|
|
|
|
|
|
pCoexSta->btInfoC2h[rspSource][2]&0xf;
|
|
|
|
|
|
|
|
|
|
|
|
pCoexSta->btRssi =
|
|
|
|
|
|
pCoexSta->btInfoC2h[rspSource][3]*2+10;
|
|
|
|
|
|
|
|
|
|
|
|
pCoexSta->btInfoExt =
|
|
|
|
|
|
pCoexSta->btInfoC2h[rspSource][4];
|
|
|
|
|
|
|
|
|
|
|
|
#if 0 /* REMOVE */
|
|
|
|
|
|
// Here we need to resend some wifi info to BT
|
|
|
|
|
|
// because bt is reset and loss of the info.
|
|
|
|
|
|
if( (pCoexSta->btInfoExt & BIT1) )
|
|
|
|
|
|
{
|
|
|
|
|
|
|
|
|
|
|
|
if(bWifiConnected)
|
|
|
|
|
|
{
|
|
|
|
|
|
EXhalbtc8821aCsr2ant_MediaStatusNotify(pBtCoexist, BTC_MEDIA_CONNECT);
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
EXhalbtc8821aCsr2ant_MediaStatusNotify(pBtCoexist, BTC_MEDIA_DISCONNECT);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
|
|
#if 0 /* REMOVE */
|
|
|
|
|
|
if(!pBtCoexist->bManualControl && !bWifiUnder5G)
|
|
|
|
|
|
{
|
|
|
|
|
|
if( (pCoexSta->btInfoExt&BIT3) )
|
|
|
|
|
|
{
|
|
|
|
|
|
if(bWifiConnected)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], BT ext info bit3 check, set BT NOT to ignore Wlan active!!\n"));
|
|
|
|
|
|
halbtc8821aCsr2ant_IgnoreWlanAct(pBtCoexist, FORCE_EXEC, FALSE);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
// BT already NOT ignore Wlan active, do nothing here.
|
|
|
|
|
|
if(!bWifiConnected)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], BT ext info bit3 check, set BT to ignore Wlan active!!\n"));
|
|
|
|
|
|
halbtc8821aCsr2ant_IgnoreWlanAct(pBtCoexist, FORCE_EXEC, TRUE);
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
|
|
#if 0 /* REMOVE */
|
|
|
|
|
|
if( (pCoexSta->btInfoExt & BIT4) )
|
|
|
|
|
|
{
|
|
|
|
|
|
// BT auto report already enabled, do nothing
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
halbtc8821aCsr2ant_BtAutoReport(pBtCoexist, FORCE_EXEC, TRUE);
|
|
|
|
|
|
}
|
|
|
|
|
|
#endif
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_BL_HS_OPERATION, &bBtHsOn);
|
|
|
|
|
|
|
|
|
|
|
|
if(btInfo == BT_INFO_8821A_CSR_2ANT_B_CONNECTION) // connection exists but no busy
|
|
|
|
|
|
{
|
|
|
|
|
|
pCoexSta->bBtLinkExist = TRUE;
|
|
|
|
|
|
pCoexDm->btStatus = BT_8821A_CSR_2ANT_BT_STATUS_CONNECTED_IDLE;
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(btInfo & BT_INFO_8821A_CSR_2ANT_B_CONNECTION) // connection exists and some link is busy
|
|
|
|
|
|
{
|
|
|
|
|
|
pCoexSta->bBtLinkExist = TRUE;
|
|
|
|
|
|
|
|
|
|
|
|
if(btInfo & BT_INFO_8821A_CSR_2ANT_B_FTP)
|
|
|
|
|
|
pCoexSta->bPanExist = TRUE;
|
|
|
|
|
|
else
|
|
|
|
|
|
pCoexSta->bPanExist = FALSE;
|
|
|
|
|
|
|
|
|
|
|
|
if(btInfo & BT_INFO_8821A_CSR_2ANT_B_A2DP)
|
|
|
|
|
|
pCoexSta->bA2dpExist = TRUE;
|
|
|
|
|
|
else
|
|
|
|
|
|
pCoexSta->bA2dpExist = FALSE;
|
|
|
|
|
|
|
|
|
|
|
|
if(btInfo & BT_INFO_8821A_CSR_2ANT_B_HID)
|
|
|
|
|
|
pCoexSta->bHidExist = TRUE;
|
|
|
|
|
|
else
|
|
|
|
|
|
pCoexSta->bHidExist = FALSE;
|
|
|
|
|
|
|
|
|
|
|
|
if(btInfo & BT_INFO_8821A_CSR_2ANT_B_SCO_ESCO)
|
|
|
|
|
|
pCoexSta->bScoExist = TRUE;
|
|
|
|
|
|
else
|
|
|
|
|
|
pCoexSta->bScoExist = FALSE;
|
|
|
|
|
|
|
|
|
|
|
|
if (pCoexSta->btInfoExt & 0x80)
|
|
|
|
|
|
pCoexSta->bSlave = TRUE; //Slave
|
|
|
|
|
|
else
|
|
|
|
|
|
pCoexSta->bSlave = FALSE; //Master
|
|
|
|
|
|
|
|
|
|
|
|
pCoexDm->btStatus = BT_8821A_CSR_2ANT_BT_STATUS_NON_IDLE;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
pCoexSta->bBtLinkExist = FALSE;
|
|
|
|
|
|
pCoexSta->bPanExist = FALSE;
|
|
|
|
|
|
pCoexSta->bA2dpExist = FALSE;
|
|
|
|
|
|
pCoexSta->bSlave = FALSE;
|
|
|
|
|
|
pCoexSta->bHidExist = FALSE;
|
|
|
|
|
|
pCoexSta->bScoExist = FALSE;
|
|
|
|
|
|
pCoexDm->btStatus = BT_8821A_CSR_2ANT_BT_STATUS_IDLE;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
if(bBtHsOn)
|
|
|
|
|
|
{
|
|
|
|
|
|
pCoexDm->btStatus = BT_8821A_CSR_2ANT_BT_STATUS_NON_IDLE;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
if(btInfo & BT_INFO_8821A_CSR_2ANT_B_INQ_PAGE)
|
|
|
|
|
|
{
|
|
|
|
|
|
pCoexSta->bC2hBtInquiryPage = TRUE;
|
|
|
|
|
|
pCoexDm->btStatus = BT_8821A_CSR_2ANT_BT_STATUS_NON_IDLE;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
pCoexSta->bC2hBtInquiryPage = FALSE;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
if(BT_8821A_CSR_2ANT_BT_STATUS_NON_IDLE == pCoexDm->btStatus)
|
|
|
|
|
|
{
|
|
|
|
|
|
bBtBusy = TRUE;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
bBtBusy = FALSE;
|
|
|
|
|
|
}
|
|
|
|
|
|
pBtCoexist->fBtcSet(pBtCoexist, BTC_SET_BL_BT_TRAFFIC_BUSY, &bBtBusy);
|
|
|
|
|
|
|
|
|
|
|
|
if(BT_8821A_CSR_2ANT_BT_STATUS_IDLE != pCoexDm->btStatus)
|
|
|
|
|
|
{
|
|
|
|
|
|
bLimitedDig = TRUE;
|
|
|
|
|
|
}
|
|
|
|
|
|
else
|
|
|
|
|
|
{
|
|
|
|
|
|
bLimitedDig = FALSE;
|
|
|
|
|
|
}
|
|
|
|
|
|
pCoexDm->bLimitedDig = bLimitedDig;
|
|
|
|
|
|
pBtCoexist->fBtcSet(pBtCoexist, BTC_SET_BL_BT_LIMITED_DIG, &bLimitedDig);
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_RunCoexistMechanism(pBtCoexist);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
EXhalbtc8821aCsr2ant_HaltNotify(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Halt notify\n"));
|
|
|
|
|
|
|
|
|
|
|
|
halbtc8821aCsr2ant_IgnoreWlanAct(pBtCoexist, FORCE_EXEC, TRUE);
|
|
|
|
|
|
EXhalbtc8821aCsr2ant_MediaStatusNotify(pBtCoexist, BTC_MEDIA_DISCONNECT);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
EXhalbtc8821aCsr2ant_PnpNotify(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist,
|
|
|
|
|
|
IN u1Byte pnpState
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Pnp notify\n"));
|
|
|
|
|
|
|
|
|
|
|
|
if(BTC_WIFI_PNP_SLEEP == pnpState)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Pnp notify to SLEEP\n"));
|
|
|
|
|
|
halbtc8821aCsr2ant_IgnoreWlanAct(pBtCoexist, FORCE_EXEC, TRUE);
|
|
|
|
|
|
}
|
|
|
|
|
|
else if(BTC_WIFI_PNP_WAKE_UP == pnpState)
|
|
|
|
|
|
{
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Pnp notify to WAKE UP\n"));
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
|
EXhalbtc8821aCsr2ant_Periodical(
|
|
|
|
|
|
IN PBTC_COEXIST pBtCoexist
|
|
|
|
|
|
)
|
|
|
|
|
|
{
|
|
|
|
|
|
static u1Byte disVerInfoCnt=0;
|
|
|
|
|
|
u4Byte fwVer=0, btPatchVer=0;
|
|
|
|
|
|
PBTC_BOARD_INFO pBoardInfo=&pBtCoexist->boardInfo;
|
|
|
|
|
|
PBTC_STACK_INFO pStackInfo=&pBtCoexist->stackInfo;
|
|
|
|
|
|
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], ==========================Periodical===========================\n"));
|
|
|
|
|
|
|
|
|
|
|
|
if(disVerInfoCnt <= 5)
|
|
|
|
|
|
{
|
|
|
|
|
|
disVerInfoCnt += 1;
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], ****************************************************************\n"));
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], Ant PG Num/ Ant Mech/ Ant Pos = %d/ %d/ %d\n",
|
|
|
|
|
|
pBoardInfo->pgAntNum, pBoardInfo->btdmAntNum, pBoardInfo->btdmAntPos));
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], BT stack/ hci ext ver = %s / %d\n",
|
|
|
|
|
|
((pStackInfo->bProfileNotified)? "Yes":"No"), pStackInfo->hciVersion));
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_U4_BT_PATCH_VER, &btPatchVer);
|
|
|
|
|
|
pBtCoexist->fBtcGet(pBtCoexist, BTC_GET_U4_WIFI_FW_VER, &fwVer);
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], CoexVer/ FwVer/ PatchVer = %d_%x/ 0x%x/ 0x%x(%d)\n",
|
|
|
|
|
|
GLCoexVerDate8821aCsr2Ant, GLCoexVer8821aCsr2Ant, fwVer, btPatchVer, btPatchVer));
|
|
|
|
|
|
RT_TRACE(COMP_COEX, DBG_LOUD, ("[BTCoex], ****************************************************************\n"));
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
//halbtc8821aCsr2ant_QueryBtInfo(pBtCoexist);
|
|
|
|
|
|
//halbtc8821aCsr2ant_RunCoexistMechanism(pBtCoexist);
|
|
|
|
|
|
halbtc8821aCsr2ant_MonitorBtCtr(pBtCoexist);
|
|
|
|
|
|
halbtc8821aCsr2ant_MonitorBtEnableDisable(pBtCoexist);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
|
